US20020144973A1 - Selective treatment of the surface of a microelectronic workpiece - Google Patents
Selective treatment of the surface of a microelectronic workpiece Download PDFInfo
- Publication number
- US20020144973A1 US20020144973A1 US10/150,631 US15063102A US2002144973A1 US 20020144973 A1 US20020144973 A1 US 20020144973A1 US 15063102 A US15063102 A US 15063102A US 2002144973 A1 US2002144973 A1 US 2002144973A1
- Authority
- US
- United States
- Prior art keywords
- workpiece
- over
- applying
- outer perimeter
- fluid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23F—NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLIC MATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASS C23 AND AT LEAST ONE PROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25
- C23F1/00—Etching metallic material by chemical means
- C23F1/10—Etching compositions
- C23F1/14—Aqueous compositions
- C23F1/16—Acidic compositions
- C23F1/18—Acidic compositions for etching copper or alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67075—Apparatus for fluid treatment for etching for wet etching
- H01L21/6708—Apparatus for fluid treatment for etching for wet etching using mainly spraying means, e.g. nozzles
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/928—Front and rear surface processing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/963—Removing process residues from vertical substrate surfaces
Definitions
- This invention pertains to treating a silicon wafer to remove a thin film, such as a copper film, from regions on the silicon wafer.
- microelectronic circuit and/or component from a substrate typically involves a substantial number of processes. Many of these processes involve the deposition of a thin film on the surface of the workpiece followed by contact with a processing liquid, vapor, or gas.
- a processing liquid, vapor, or gas In a known process for treating a microelectronic workpiece, such as a silicon wafer, on which microelectronic devices have been fabricated, thin-film layers are successively applied and etched to form, for example, a metallized interconnect structure.
- a barrier layer is applied over a dielectric layer on the front side of the workpiece.
- the dielectric layer may include a pattern of recessed micro-structures forming the various interconnect paths.
- a thin metal film such as a copper film, is applied exterior to the barrier layer. In most instances, the thin film serves as an initial seed layer for subsequent electroplating of a further metal layer, such as a further copper layer. Due to manufacturing constraints, the thin film is not applied over an outer, peripheral margin of the front side.
- Known techniques such as physical vapor deposition (sputtering) or chemical vapor deposition, are typically used to apply the barrier layer and the thin film. If a further metal layer is to be electroplated exterior to the thin film, one or more electrical contacts are connected to an outer margin of the thin film to provide plating power.
- Such contamination can result from overspray or other processing artifacts of from cross-contamination via fabrication tools. Such contamination can occur on the outer perimeter of a silicon wafer as well as on its back side. If not removed, such contamination can lead to cross-contamination of other wafers, via fabrication tools. Such contamination can be very difficult to remove, particularly if the contaminant has formed a stable silicide. It would be highly desirable if such contamination could be easily removed in a controlled manner without detrimentally affecting the front side of the workpiece.
- a processing fluid is selectively applied or excluded from an outer peripheral margin of at least one of the front or back sides of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece as the workpiece, and a reactor holding the workpiece, are spinning. The flow rate of the one or more processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied or excluded from the outer peripheral margin.
- a thin film is applied over the front side and over at least a portion of the outer perimeter.
- a barrier layer may be applied over the front side and over at least a portion of the outer perimeter, whereupon a further thin film, such as a conductive seed layer, is applied over the barrier layer.
- an etchant capable of removing one or more of the thin film layers is caused to flow over an outer margin of the front side while the etchant is prevented from flowing over the front side except for the outer margin.
- the etchant only contacts the outer margin of the front side thereby selectively removing only the one or more thin film layers from the outer margin of the front side.
- the etchant is also caused to flow over the back side and over the outer perimeter, as well as over the outer margin of the front side, the one or more thin film layers are removed from the outer perimeter and any contaminant that the etchant is capable of removing is stripped from the back side as well.
- a cleaning chemical can be used instead of an etchant in some applications to remove or dissolve the one or more thin film layers as described above.
- FIGS. 1A, 1B, 1 C, and 1 D are fragmentary, cross-sectional views of a microelectronic workpiece, such as a silicon wafer, at various stages of a known sequence of processing steps in accordance with prior art.
- FIGS. 2A, 2B, 2 C, and 2 D are fragmentary, cross-sectional views of a microelectronic workpiece, such as a silicon wafer, at various stages of a novel sequence of processing steps in accordance with this invention.
- FIGS. 3 and 4 illustrate one embodiment of a reactor that can be used to implement the process of the present invention.
- the process of the present invention has applicability to any process in which a processing fluid is selectively provided to or excluded from an outer margin of a workpiece, the invention will be described in connection with a sequence of processing steps for depositing one or more metallization layers or metallized structures on the workpiece.
- the known sequence of processing steps in accordance with the prior art begins with a silicon wafer 10 , on which microelectronic devices (not shown) have been fabricated. As illustrated in FIG. 1A, the wafer 10 has a front, device side 12 , a back, non-device side 14 , and a beveled, outer perimeter 16 .
- a barrier layer 20 is applied over the front side 12 and over an upper portion 18 of the outer perimeter 16 .
- a thin-film seed layer such as a copper film 30 , is applied over the barrier layer 20 .
- the seed layer 30 is only deposited within the bounds of an outer margin 22 of the barrier layer 20 , as illustrated in FIG. 1B.
- one or more electrical contacts 40 to be used in providing electroplating power to the seed layer are placed in electrical contact with the copper film 30 , as illustrated in FIG. 1C.
- a further copper layer 50 from which interconnect structures and/or metallized devices are fabricated is electroplated onto the wafer 10 as illustrated in FIG. 1C.
- the electrical contact(s) 40 are then removed to provide the resultant multi-film structure, shown generally at 60 in FIG. 1D.
- an annular region 62 of the front side 12 is not available for fabricating such interconnect structures or metallized devices.
- FIGS. 2 A- 2 D The processing steps of the invention, as shown in FIGS. 2 A- 2 D, begin with a silicon wafer 110 , which is similar to the silicon wafer 10 before processing, on which microelectronic devices (not shown) have been fabricated, and which has a front, device side 112 , a back, non-device side 114 , and a beveled, outer perimeter 116 .
- a barrier layer 120 is applied over the front side 112 and over an upper portion 118 of the outer perimeter 116 and a thin seed layer, such as a copper film 130 is applied over the entire barrier layer 120 , without exclusion from a peripheral outer margin, so as to cover the barrier layer 120 where applied over the front side 112 and over the upper portion 118 of the outer perimeter 116 , as illustrated in FIG. 2B.
- a thin seed layer such as a copper film 130
- a thin seed layer such as a copper film 130 is applied over the entire barrier layer 120 , without exclusion from a peripheral outer margin, so as to cover the barrier layer 120 where applied over the front side 112 and over the upper portion 118 of the outer perimeter 116 , as illustrated in FIG. 2B.
- a thin seed layer such as a copper film 130
- the outer edge 132 at which contact may be made for the supply of electroplating power illustrated in FIG. 2C is substantially closer to the peripheral edge than the process as illustrated in FIG. 1C.
- a further copper film 150 from which metallized interconnects and/or microelectronic devices are fabricated is then applied using an electrochemical deposition process. As illustrated in FIG. 2C, the further copper film 150 is deposited inside of the outer margin 132 of the copper film 130 , up to the boundary designated by 134 . The electrical contact 140 is then removed leaving the resultant multi-layer structure shown generally at 160 of FIG. 2D. Metallized devices (not shown) and/or interconnects are formed by known techniques, from the resultant structure 160 . After the copper layer 150 has been deposited, the seed layer 130 , film 150 , and/or barrier layer 120 may be removed from the outer margin 132 and, if desired peripheral edge 116 of the workpiece 110 . Removal of at least layer 130 from the outer margin assists in preventing film flaking and cross-contamination problems that may occur during subsequent workpiece processing.
- a liquid processing fluid is selectively applied to the outer peripheral margin of at least the front side of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece as the workpiece and corresponding reactor are spinning about an axis of rotation that is generally parallel (or antiparallel) to the vector defining the face of the workpiece being processed.
- the flow rate of the one or more processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied to the outer peripheral margin.
- a reactor suitable for executing the foregoing removal process may generally be comprised of upper and lower members that define an upper chamber and a lower chamber with respect to the workpiece contained therein.
- a centrally disposed inlet is provided to each of the upper an lower chambers for supplying one or more processing fluids.
- Fluid outlets are disposed at peripheral portions of the chambers and are adapted to assist in the exclusion of one processing fluid from the outer margin of the workpiece while allowing intrusion of an etchant thereat.
- the upper and lower chambers are rotated together to distribute a processing fluid in the upper chamber across an upper side of the workpiece through centripetal acceleration and to distribute a processing fluid in the lower chamber across a lower side of the workpiece through centripetal acceleration.
- the processing fluids in the upper and lower chambers may be the same fluid or different fluids.
- the processing fluid could also be selectively driven by pumps.
- a reactor 1100 for processing a microelectronic workpiece such as a silicon wafer 1010 having an upper side 1012 , a lower side 1014 , and an outer, circular perimeter 1016 , in a micro-environment constitutes a preferred platform for the practice of the process of this invention.
- the upper side 1012 is the front side, which may be otherwise called the device side
- the lower side 1014 is the back side, which may be otherwise called the non-device side.
- the silicon wafer 1010 is inverted.
- the reactor 1100 is similar to the reactors illustrated and described in U.S. Pat. No. 6,264,752. However, as illustrated in the drawings and described herein, the reactor 1100 is improved to be more versatile in executing select microelectronic fabrication processes.
- the reactor 1100 has an upper chamber member or rotor that includes an upper chamber wall 1120 and a lower chamber member or rotor that includes a lower chamber wall 1140 .
- These walls 1120 , 1140 are arranged to open so as to permit a wafer 1010 to be loaded into the reactor 1100 for processing, by a loading and unloading mechanism (not shown) that, for example, may be in the form of a robot having an end effector.
- These walls 1120 , 1140 are arranged to close so as to define a capsule 1160 supporting a wafer 1010 in a processing position, between these walls 1120 , 1140 .
- the reactor 1010 has an head 1200 containing a rotor assembly 1210 supported by bearings 1124 .
- a motor 1220 for rotating the rotor 1210 , about a vertical axis A is supported in the head 1200 .
- the rotor assembly includes the upper rotor and a lower rotor which can be moved vertically apart, for loading and unlading, and which can be brought together, for processing a wafer.
- the upper rotor has an inlet 1122 in an upper chamber wall 1120 for entry of processing fluids, which may be liquid, vaporous, or gaseous.
- the lower rotor similarly has a lower chamber wall 1140 with an inlet 1142 for such fluids.
- a nozzle 1212 in the head 1200 extends axially through a sleeve 1222 , so as not to interfere with the rotation of the sleeve 1222 .
- the upper nozzle 1212 directs streams of processing fluids downwardly through the inlet 1122 of the upper chamber wall 1120 .
- the upper chamber wall 1120 includes an array of similar outlets 1124 , which are spaced similarly at uniform angular spacings around the vertical axis A. In the disclosed embodiment, thirty-six such outlets 1124 are employed. The outlets 1124 are spaced radially apart on a circle, with each outlet at the same distance from axis A. The outlets are located near the outsde circumference of the rotors, typically about 1.5 mm in from the edge of the rotors.
- the upper and lower chamber walls 1120 , 1140 When the upper and lower chamber walls 1120 , 1140 , are closed, they define a microenvironment reactor 1160 having an upper processing chamber 1126 that is defined by the upper chamber wall 1120 and by a first generally planar surface of the supported wafer 1010 , and a lower processing chamber 1146 that is defined by the lower chamber wall 1140 and a second generally planar surface of the supported wafer opposite the first side.
- the upper and lower processing chambers 1126 , 1146 are in fluid communication with each other in an annular region 1130 beyond the outer perimeter 16 of the supported wafer 1010 and are sealed by an annular, compressible seal (e.g. O-ring) 1132 bounding a lower portion 1134 of the annular region 1130 .
- the seal 1132 allows processing fluids entering the lower inlet 1142 to remain under sufficient pressure to flow toward the outlets 1124 .
- the reactor 1100 is particularly suitable for executing a range of unique microfabrication processes.
- reactor 1100 is particularly suited to execute a process that requires complete contact of a processing fluid at a first side of a workpiece and at only a peripheral margin portion of the second side thereof.
- Such processes may be realized because processing fluids entering the inlet 1142 of the lower chamber wall 1140 can act on the lower side 1014 of a supported wafer 1010 , on the outer periphery 1016 of the supported wafer 1010 , and on an outer margin 1018 of the upper side 1012 of the supported wafer 10 before reaching the outlets 1124 , and because processing fluids entering the inlet 1122 of the upper chamber wall 1120 can act on the upper side 1012 of the supported wafer 1010 , except for the outer margin 1018 of the upper side 1012 , before reaching the outlets 1124 .
- the reactor illustrated and described above is employed to practice the process provided by this invention for treating a silicon wafer having a front, device side, a back, non-device side, and an outer perimeter, so as to remove a thin film, such as a copper film
- the silicon wafer is placed into the reactor with its back side being the lower side.
- An etchant capable of removing the copper is used as the processing.
- the etchant is delivered by a pump to the lower chamber and inert gas is used as the processing fluid entering the upper chamber.
- the etchant is caused to flow over the back side, over an outer perimeter of the silicon wafer, and over an outer margin of the front side, but is prevented from flowing over the front side except for the outer margin.
- any residual etchant is rinsed away, as with deionized water.
- the processing fluid can be a mixture of an acid and an oxidizing agent.
- a preferred etchant is a mixture of hydrofluoric acid and hydrogen peroxide, as an oxidizing agent, most preferably 0.5% hydrofluoric acid and 10% hydrogen peroxide, by volume, with the remainder being deionized water.
- An alternative reagent is approximately 10% sulfuric acid, although other concentrations of sulfuric acid from approximately 5% to approximately 98%, along with approximately 0% to 20% of an oxidizing agent, can be instead used to remove a metal film, such as a copper film.
- the processing fluid can also be a mixture of sulfuric acid and amonium persulfate.
- reagents that can be instead used to remove a metal film, such as a copper film, include mixtures of hydrofluoric acid and a surfactant, mixtures of hydrofluoric and hydrochloric acids, mixtures of nitric and hydrofluoric acids, and EKC 5000, which is a proprietary reagent available commercially from EKC of Hayward, Calif.
- the thin film removed by the process of the present invention could also be substantially comprised of silicon nitride, silicone oxide, polysilicon, or photoresist.
Abstract
In a process for treating a workpiece such as a semiconductor wafer, a processing fluid is selectively applied or excluded from an outer peripheral margin of at least one of the front or back sides of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece while the workpiece and a reactor holding the workpiece are spinning. The flow rate of the processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied or excluded from the outer peripheral margin.
Description
- This Application is a Division of U.S. patent application Ser. No. 09/437,926 filed Nov. 10, 1999 and now pending, which is the U.S. National Stage Application of International Application No. PCT/U99/05674, filed on Mar. 15, 1999 and published in English, and including priority claims to U.S. Provisional Pat. App. Ser. Nos. 60/116,750, filed Jan. 23, 1999; 60/117,474, filed Jan. 27, 1999; and to U.S. patent application Nos. 09/041,901, filed Mar. 13, 1998, now U.S. Pat. No. 6,350,319; 09/041,649, filed Mar. 13, 1998, now U.S. Pat. No. 6,318,385; and 09/113,435, filed Jul. 10, 1998, now U.S. Pat. No. 6,264,752. This Application claims priority to each of these applications. The disclosures of PCT/US99/05674; 60/117,474; and U.S. patent application Ser. No. 09/437,711 are incorporated by reference.
- This invention pertains to treating a silicon wafer to remove a thin film, such as a copper film, from regions on the silicon wafer.
- The fabrication of a microelectronic circuit and/or component from a substrate typically involves a substantial number of processes. Many of these processes involve the deposition of a thin film on the surface of the workpiece followed by contact with a processing liquid, vapor, or gas. In a known process for treating a microelectronic workpiece, such as a silicon wafer, on which microelectronic devices have been fabricated, thin-film layers are successively applied and etched to form, for example, a metallized interconnect structure. In a typical metallization process, a barrier layer is applied over a dielectric layer on the front side of the workpiece. Depending upon the particular process used to form the interconnect structures, the dielectric layer may include a pattern of recessed micro-structures forming the various interconnect paths. A thin metal film, such as a copper film, is applied exterior to the barrier layer. In most instances, the thin film serves as an initial seed layer for subsequent electroplating of a further metal layer, such as a further copper layer. Due to manufacturing constraints, the thin film is not applied over an outer, peripheral margin of the front side.
- Known techniques, such as physical vapor deposition (sputtering) or chemical vapor deposition, are typically used to apply the barrier layer and the thin film. If a further metal layer is to be electroplated exterior to the thin film, one or more electrical contacts are connected to an outer margin of the thin film to provide plating power.
- The surface area of the front side beyond the inner boundary of the outer margin of the thin film is not available for fabricating the microelectronic devices since the present manufacturing processes limit the extent to which device structures can be formed at the outer margin. It would be highly desirable and would result in increased yield if more surface area beyond the present limits of the outer margin of the thin film were available for fabricating interconnect structures.
- In the known process discussed above, and in other processes, contamination by copper, other metals, or other contaminants can occur on the back side of the workpiece. Although copper and other metals tend to diffuse rapidly through silicon or silicon dioxide, the back side is generally not provided with barrier layers capable of preventing copper, other metals, or other contaminants from diffusing through the silicon wafer to the front side, where such contamination can be very detrimental to device performance.
- Such contamination can result from overspray or other processing artifacts of from cross-contamination via fabrication tools. Such contamination can occur on the outer perimeter of a silicon wafer as well as on its back side. If not removed, such contamination can lead to cross-contamination of other wafers, via fabrication tools. Such contamination can be very difficult to remove, particularly if the contaminant has formed a stable silicide. It would be highly desirable if such contamination could be easily removed in a controlled manner without detrimentally affecting the front side of the workpiece.
- In a first aspect of the invention, a processing fluid is selectively applied or excluded from an outer peripheral margin of at least one of the front or back sides of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece as the workpiece, and a reactor holding the workpiece, are spinning. The flow rate of the one or more processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied or excluded from the outer peripheral margin.
- In a second aspect of the invention, a thin film is applied over the front side and over at least a portion of the outer perimeter. A barrier layer may be applied over the front side and over at least a portion of the outer perimeter, whereupon a further thin film, such as a conductive seed layer, is applied over the barrier layer.
- After one or more further intervening steps, such as electroplating of a metal layer onto the conductive seed layer, an etchant capable of removing one or more of the thin film layers is caused to flow over an outer margin of the front side while the etchant is prevented from flowing over the front side except for the outer margin. Thus, the etchant only contacts the outer margin of the front side thereby selectively removing only the one or more thin film layers from the outer margin of the front side. If the etchant is also caused to flow over the back side and over the outer perimeter, as well as over the outer margin of the front side, the one or more thin film layers are removed from the outer perimeter and any contaminant that the etchant is capable of removing is stripped from the back side as well. A cleaning chemical can be used instead of an etchant in some applications to remove or dissolve the one or more thin film layers as described above.
- These and other objects, features, and advantages of this invention are evident from the following description of a preferred mode for carrying out this invention, with reference to the accompanying drawings.
- FIGS. 1A, 1B,1C, and 1D are fragmentary, cross-sectional views of a microelectronic workpiece, such as a silicon wafer, at various stages of a known sequence of processing steps in accordance with prior art.
- FIGS. 2A, 2B,2C, and 2D are fragmentary, cross-sectional views of a microelectronic workpiece, such as a silicon wafer, at various stages of a novel sequence of processing steps in accordance with this invention.
- FIGS. 3 and 4 illustrate one embodiment of a reactor that can be used to implement the process of the present invention.
- Although the process of the present invention has applicability to any process in which a processing fluid is selectively provided to or excluded from an outer margin of a workpiece, the invention will be described in connection with a sequence of processing steps for depositing one or more metallization layers or metallized structures on the workpiece. The known sequence of processing steps in accordance with the prior art begins with a
silicon wafer 10, on which microelectronic devices (not shown) have been fabricated. As illustrated in FIG. 1A, thewafer 10 has a front,device side 12, a back,non-device side 14, and a beveled,outer perimeter 16. Via physical vapor deposition (sputtering) or chemical vapor deposition, abarrier layer 20 is applied over thefront side 12 and over anupper portion 18 of theouter perimeter 16. A thin-film seed layer, such as acopper film 30, is applied over thebarrier layer 20. Conventionally, theseed layer 30 is only deposited within the bounds of anouter margin 22 of thebarrier layer 20, as illustrated in FIG. 1B. At anouter edge 32 of the seed layer, orcopper film 30, one or moreelectrical contacts 40 to be used in providing electroplating power to the seed layer are placed in electrical contact with thecopper film 30, as illustrated in FIG. 1C. - After the one or more
electrical contacts 40 have been connected to the seed layer copper film 30 afurther copper layer 50 from which interconnect structures and/or metallized devices are fabricated is electroplated onto thewafer 10 as illustrated in FIG. 1C. The electrical contact(s) 40 are then removed to provide the resultant multi-film structure, shown generally at 60 in FIG. 1D. Beyond aninner boundary 34 of theouter margin 32 of thecopper layer 50, anannular region 62 of thefront side 12 is not available for fabricating such interconnect structures or metallized devices. - The processing steps of the invention, as shown in FIGS.2A-2D, begin with a
silicon wafer 110, which is similar to thesilicon wafer 10 before processing, on which microelectronic devices (not shown) have been fabricated, and which has a front,device side 112, a back,non-device side 114, and a beveled,outer perimeter 116. Via physical vapor deposition (sputtering) or chemical vapor deposition, abarrier layer 120 is applied over thefront side 112 and over anupper portion 118 of theouter perimeter 116 and a thin seed layer, such as acopper film 130 is applied over theentire barrier layer 120, without exclusion from a peripheral outer margin, so as to cover thebarrier layer 120 where applied over thefront side 112 and over theupper portion 118 of theouter perimeter 116, as illustrated in FIG. 2B. At anouter edge 132 of thecopper seed layer 130, one or moreelectrical contacts 140 to be used in electroplating are connected to provide electroplating power to thecopper film 130, as illustrated in FIG. 2C. As illustrated, theouter edge 132 at which contact may be made for the supply of electroplating power illustrated in FIG. 2C is substantially closer to the peripheral edge than the process as illustrated in FIG. 1C. - A
further copper film 150 from which metallized interconnects and/or microelectronic devices are fabricated is then applied using an electrochemical deposition process. As illustrated in FIG. 2C, thefurther copper film 150 is deposited inside of theouter margin 132 of thecopper film 130, up to the boundary designated by 134. Theelectrical contact 140 is then removed leaving the resultant multi-layer structure shown generally at 160 of FIG. 2D. Metallized devices (not shown) and/or interconnects are formed by known techniques, from theresultant structure 160. After thecopper layer 150 has been deposited, theseed layer 130,film 150, and/orbarrier layer 120 may be removed from theouter margin 132 and, if desiredperipheral edge 116 of theworkpiece 110. Removal of at least layer 130 from the outer margin assists in preventing film flaking and cross-contamination problems that may occur during subsequent workpiece processing. - In accordance with the process, a liquid processing fluid is selectively applied to the outer peripheral margin of at least the front side of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece as the workpiece and corresponding reactor are spinning about an axis of rotation that is generally parallel (or antiparallel) to the vector defining the face of the workpiece being processed. The flow rate of the one or more processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied to the outer peripheral margin.
- A reactor suitable for executing the foregoing removal process may generally be comprised of upper and lower members that define an upper chamber and a lower chamber with respect to the workpiece contained therein. A centrally disposed inlet is provided to each of the upper an lower chambers for supplying one or more processing fluids. Fluid outlets are disposed at peripheral portions of the chambers and are adapted to assist in the exclusion of one processing fluid from the outer margin of the workpiece while allowing intrusion of an etchant thereat. The upper and lower chambers are rotated together to distribute a processing fluid in the upper chamber across an upper side of the workpiece through centripetal acceleration and to distribute a processing fluid in the lower chamber across a lower side of the workpiece through centripetal acceleration. Depending upon the processes being performed, however, the processing fluids in the upper and lower chambers may be the same fluid or different fluids.
- Also rather than relying on the rotation of the workpiece, the processing fluid could also be selectively driven by pumps.
- Through control of the respective pressures of the processing fluids entering the respective chambers and of the rotational speed of the rotating chambers, it is possible to control the reactor to cause the processing fluid entering the inlet of the lower chamber to flow over the near side of the wafer, over the outer perimeter of the workpiece, and over an outer margin of the far side of the workpiece, and to prevent the same processing fluid from flowing over the far side except for the outer margin. The control of the fluid pressures may be achieved for example through the use of a pump for liquids, or a pressure regulator for a pressurized gas source.
- The process provided by this invention can be advantageously practiced in a reactor illustrated and described in PCT/US99/05674, PCT/US99/05676, and U.S. Pat. No. 6,264,752, incorporated herein by reference.
- As shown in the FIGS. 3 and 4, a
reactor 1100 for processing a microelectronic workpiece, such as asilicon wafer 1010 having an upper side 1012, a lower side 1014, and an outer, circular perimeter 1016, in a micro-environment constitutes a preferred platform for the practice of the process of this invention. For certain applications, the upper side 1012 is the front side, which may be otherwise called the device side, and the lower side 1014 is the back side, which may be otherwise called the non-device side. However, for other applications, thesilicon wafer 1010 is inverted. - Generally, except as disclosed herein, the
reactor 1100 is similar to the reactors illustrated and described in U.S. Pat. No. 6,264,752. However, as illustrated in the drawings and described herein, thereactor 1100 is improved to be more versatile in executing select microelectronic fabrication processes. - The
reactor 1100 has an upper chamber member or rotor that includes anupper chamber wall 1120 and a lower chamber member or rotor that includes alower chamber wall 1140. Thesewalls wafer 1010 to be loaded into thereactor 1100 for processing, by a loading and unloading mechanism (not shown) that, for example, may be in the form of a robot having an end effector. Thesewalls capsule 1160 supporting awafer 1010 in a processing position, between thesewalls - The
reactor 1010 has anhead 1200 containing arotor assembly 1210 supported bybearings 1124. Amotor 1220 for rotating therotor 1210, about a vertical axis A is supported in thehead 1200. - The rotor assembly includes the upper rotor and a lower rotor which can be moved vertically apart, for loading and unlading, and which can be brought together, for processing a wafer. The upper rotor has an
inlet 1122 in anupper chamber wall 1120 for entry of processing fluids, which may be liquid, vaporous, or gaseous. The lower rotor similarly has alower chamber wall 1140 with aninlet 1142 for such fluids. A nozzle 1212 in thehead 1200 extends axially through asleeve 1222, so as not to interfere with the rotation of thesleeve 1222. The upper nozzle 1212 directs streams of processing fluids downwardly through theinlet 1122 of theupper chamber wall 1120. - The
upper chamber wall 1120 includes an array ofsimilar outlets 1124, which are spaced similarly at uniform angular spacings around the vertical axis A. In the disclosed embodiment, thirty-sixsuch outlets 1124 are employed. Theoutlets 1124 are spaced radially apart on a circle, with each outlet at the same distance from axis A. The outlets are located near the outsde circumference of the rotors, typically about 1.5 mm in from the edge of the rotors. - When the upper and
lower chamber walls microenvironment reactor 1160 having anupper processing chamber 1126 that is defined by theupper chamber wall 1120 and by a first generally planar surface of the supportedwafer 1010, and alower processing chamber 1146 that is defined by thelower chamber wall 1140 and a second generally planar surface of the supported wafer opposite the first side. The upper andlower processing chambers annular region 1130 beyond theouter perimeter 16 of the supportedwafer 1010 and are sealed by an annular, compressible seal (e.g. O-ring) 1132 bounding a lower portion 1134 of theannular region 1130. Theseal 1132 allows processing fluids entering thelower inlet 1142 to remain under sufficient pressure to flow toward theoutlets 1124. - The
reactor 1100 is particularly suitable for executing a range of unique microfabrication processes. For example,reactor 1100 is particularly suited to execute a process that requires complete contact of a processing fluid at a first side of a workpiece and at only a peripheral margin portion of the second side thereof. Such processes may be realized because processing fluids entering theinlet 1142 of thelower chamber wall 1140 can act on the lower side 1014 of a supportedwafer 1010, on the outer periphery 1016 of the supportedwafer 1010, and on an outer margin 1018 of the upper side 1012 of the supportedwafer 10 before reaching theoutlets 1124, and because processing fluids entering theinlet 1122 of theupper chamber wall 1120 can act on the upper side 1012 of the supportedwafer 1010, except for the outer margin 1018 of the upper side 1012, before reaching theoutlets 1124. - When the reactor illustrated and described above is employed to practice the process provided by this invention for treating a silicon wafer having a front, device side, a back, non-device side, and an outer perimeter, so as to remove a thin film, such as a copper film, the silicon wafer is placed into the reactor with its back side being the lower side. An etchant capable of removing the copper is used as the processing. The etchant is delivered by a pump to the lower chamber and inert gas is used as the processing fluid entering the upper chamber. The etchant is caused to flow over the back side, over an outer perimeter of the silicon wafer, and over an outer margin of the front side, but is prevented from flowing over the front side except for the outer margin. After the etchant removes the thin film, any residual etchant is rinsed away, as with deionized water.
- The processing fluid can be a mixture of an acid and an oxidizing agent.
- If the thin film is a metal film, such as a copper film, a preferred etchant is a mixture of hydrofluoric acid and hydrogen peroxide, as an oxidizing agent, most preferably 0.5% hydrofluoric acid and 10% hydrogen peroxide, by volume, with the remainder being deionized water. An alternative reagent is approximately 10% sulfuric acid, although other concentrations of sulfuric acid from approximately 5% to approximately 98%, along with approximately 0% to 20% of an oxidizing agent, can be instead used to remove a metal film, such as a copper film.
- The processing fluid can also be a mixture of sulfuric acid and amonium persulfate.
- Other alternative reagents that can be instead used to remove a metal film, such as a copper film, include mixtures of hydrofluoric acid and a surfactant, mixtures of hydrofluoric and hydrochloric acids, mixtures of nitric and hydrofluoric acids, and EKC 5000, which is a proprietary reagent available commercially from EKC of Hayward, Calif.
- When the
resultant structure 160 illustrated in FIG. 2D is compared to theresultant structure 60 illustrated in FIG. 1D, it is evident that theannular region 162 not available for fabricating such interconnect structures and/or metallized components from theresultant structure 160 is smaller than theannular region 62 that is not available for fabricating such interconnect structures and/or metallized components on theresultant structure 60, all other dimensions being alike. It follows that this invention enables a greater yield of microelectronic devices from a silicon wafer of a given size. Advantageously, the process provided by this invention not only removes a thin film, such as a copper film, but also removes any contaminant, such as any copper or other metal, that the reagent is capable of solvating from the back side of the silicon wafer. - The thin film removed by the process of the present invention could also be substantially comprised of silicon nitride, silicone oxide, polysilicon, or photoresist.
- Various modifications can, of course, be made without departing from the scope and spirit of the invention. The invention, therefore, should not be restricted, except by the following claims and their equivalents.
Claims (19)
1. A method for processing a microelectronic workpiece having a first side, a second side, and an outer perimeter joining the first and second sides at their periphery, comprising the steps of:
applying a film over the first side and over at least a portion of the outer perimeter; and
providing a processing fluid capable of removing the film over an outer margin of the second side while preventing the processing fluid from flowing over the second side except at the outer margin.
2. The method of claim 1 wherein the processing fluid flows over the first side and over the outer perimeter, as well as over the outer margin of the second side, so as to remove the thin film from the outer perimeter and to remove any contaminant from the first side.
3. The method of claim 1 wherein the thin film comprises copper.
4. The method of claim 1 wherein the thin film comprises material selected from the group consisting of: silicon nitride, silicon oxide, and polysilicon.
5. The method of claim 1 wherein the thin film comprises photoresist.
6. The method of claim 1 wherein the processing fluid comprises at least one of hydrofluoric acid and hydrogen peroxide.
7. The method of claim 1 wherein the processing fluid comprises a mixture of an acid and an oxidizing agent.
8. The method of claim 1 wherein the processing fluid comprises a mixture of sulfuric acid and hydrogen peroxide.
9. The method of claim 1 wherein the processing fluid comprises a mixture of sulfuric acid and amoniun persulfate.
10. A process for treating a microelectronic workpiece having a first side, a second side, and an outer perimeter joining the first and second sides, comprising:
applying a barrier layer over the first side;
applying a seed layer over to the barrier layer;
applying a metallization layer over the seed layer;
providing an etching fluid over an outer margin of the first side;
preventing the etching fluid from flowing over areas of the first side within the outer margin, to remove the seed layer and metallization layer from the outer margin of the first side.
11. A method for processing a microelectronic workpiece having a first side, a second side, and an outer perimeter, comprising the steps of:
applying a thin film over the first side and over at least a portion of the outer perimeter; and
performing a step for removing the thin film from the outer perimeter by applying a fluid to the outer perimeter and by confining the fluid to the outer perimeter.
12. A process for treating a microelectronic workpiece having a first side, a second side, and an outer perimeter joining the first and second sides, comprising the steps of:
applying a film over the first side and over at least a portion of the outer perimeter;
providing a process liquid onto the second side, onto the outer perimeter, and onto an outer annular margin of the first side; and
preventing the fluid from contacting any area of the first side other than the outer annular margin by spinning the workpiece.
13. The process of claim 12 further comprising the step of providing a second process fluid onto the first side of the workpiece.
14. A method for processing a microelectronic workpiece having a front side and a back side, comprising the steps of:
applying a first layer onto the front side of the workpiece;
applying a metal film onto the first layer radially inside of an annular outer edge of the front side of the workpiece; spinning the workpiece; and
applying a process liquid onto the workpiece while confining the process liquid to the backside of the workpiece and to the annular outer edge of the front side.
15. The method of claim 14 further comprising the steps of connecting electrical contacts onto the annular outer edge of the seed layer on the front side of the workpiece, and applying the metal film onto the seed layer by electroplating.
16. The method of claim 14 wherein the first layer comprises a seed layer.
17. The method of claim 16 further comprising the step of applying a barrier layer onto the front side of the workpiece before applying the seed layer.
18. The method of claim 14 further comprising the step of applying a second process fluid to the back side of the workpiece.
19. The method of claim 18 wherein the first process fluid comprises a liquid and the second process fluid comprises a gas.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/150,631 US20020144973A1 (en) | 1999-01-22 | 2002-05-17 | Selective treatment of the surface of a microelectronic workpiece |
US10/927,259 US20050020001A1 (en) | 1998-03-13 | 2004-08-25 | Selective treatment of the surface of a microelectronic workpiece |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11675099P | 1999-01-22 | 1999-01-22 | |
US11747499P | 1999-01-27 | 1999-01-27 | |
US09/437,926 US6413436B1 (en) | 1999-01-27 | 1999-11-10 | Selective treatment of the surface of a microelectronic workpiece |
US10/150,631 US20020144973A1 (en) | 1999-01-22 | 2002-05-17 | Selective treatment of the surface of a microelectronic workpiece |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/005674 Division WO1999046064A1 (en) | 1998-03-13 | 1999-03-15 | Selective treatment of the surface of a microelectronic workpiece |
US09/437,926 Division US6413436B1 (en) | 1996-07-15 | 1999-11-10 | Selective treatment of the surface of a microelectronic workpiece |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US28501702A Continuation | 1998-03-13 | 2002-10-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020144973A1 true US20020144973A1 (en) | 2002-10-10 |
Family
ID=26815331
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/437,926 Expired - Lifetime US6413436B1 (en) | 1996-07-15 | 1999-11-10 | Selective treatment of the surface of a microelectronic workpiece |
US10/150,631 Abandoned US20020144973A1 (en) | 1998-03-13 | 2002-05-17 | Selective treatment of the surface of a microelectronic workpiece |
US10/184,141 Abandoned US20020168863A1 (en) | 1998-03-13 | 2002-06-26 | Selective treatment of the surface of a microelectronic workpiece |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/437,926 Expired - Lifetime US6413436B1 (en) | 1996-07-15 | 1999-11-10 | Selective treatment of the surface of a microelectronic workpiece |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/184,141 Abandoned US20020168863A1 (en) | 1998-03-13 | 2002-06-26 | Selective treatment of the surface of a microelectronic workpiece |
Country Status (1)
Country | Link |
---|---|
US (3) | US6413436B1 (en) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6413436B1 (en) * | 1999-01-27 | 2002-07-02 | Semitool, Inc. | Selective treatment of the surface of a microelectronic workpiece |
US6264752B1 (en) * | 1998-03-13 | 2001-07-24 | Gary L. Curtis | Reactor for processing a microelectronic workpiece |
US6423642B1 (en) * | 1998-03-13 | 2002-07-23 | Semitool, Inc. | Reactor for processing a semiconductor wafer |
US20050217707A1 (en) * | 1998-03-13 | 2005-10-06 | Aegerter Brian K | Selective processing of microelectronic workpiece surfaces |
US7217325B2 (en) * | 1999-01-22 | 2007-05-15 | Semitool, Inc. | System for processing a workpiece |
US6930046B2 (en) * | 1999-01-22 | 2005-08-16 | Semitool, Inc. | Single workpiece processing system |
JP2000331975A (en) * | 1999-05-19 | 2000-11-30 | Ebara Corp | Wafer cleaning device |
TW490756B (en) * | 1999-08-31 | 2002-06-11 | Hitachi Ltd | Method for mass production of semiconductor integrated circuit device and manufacturing method of electronic components |
US7780867B1 (en) | 1999-10-01 | 2010-08-24 | Novellus Systems, Inc. | Edge bevel removal of copper from silicon wafers |
EP1204139A4 (en) * | 2000-04-27 | 2010-04-28 | Ebara Corp | Rotation holding device and semiconductor substrate processing device |
TW562878B (en) | 2000-06-30 | 2003-11-21 | Ebara Corp | Copper-plating liquid, plating method and plating apparatus |
US20050061676A1 (en) * | 2001-03-12 | 2005-03-24 | Wilson Gregory J. | System for electrochemically processing a workpiece |
US20050081744A1 (en) * | 2003-10-16 | 2005-04-21 | Semitool, Inc. | Electroplating compositions and methods for electroplating |
JP2002324773A (en) * | 2001-04-25 | 2002-11-08 | Nec Corp | Manufacturing method for semiconductor device |
US6936546B2 (en) * | 2002-04-26 | 2005-08-30 | Accretech Usa, Inc. | Apparatus for shaping thin films in the near-edge regions of in-process semiconductor substrates |
US20060043750A1 (en) * | 2004-07-09 | 2006-03-02 | Paul Wirth | End-effectors for handling microfeature workpieces |
US7025866B2 (en) * | 2002-08-21 | 2006-04-11 | Micron Technology, Inc. | Microelectronic workpiece for electrochemical deposition processing and methods of manufacturing and using such microelectronic workpieces |
DE10302611B4 (en) * | 2003-01-23 | 2011-07-07 | Siltronic AG, 81737 | Polished semiconductor wafer and method for its production and arrangement consisting of a semiconductor wafer and a shield |
JP4255702B2 (en) * | 2003-01-28 | 2009-04-15 | 株式会社荏原製作所 | Substrate processing apparatus and method |
US7520939B2 (en) * | 2003-04-18 | 2009-04-21 | Applied Materials, Inc. | Integrated bevel clean chamber |
US20040222101A1 (en) * | 2003-04-18 | 2004-11-11 | Applied Materials, Inc. | Contact ring spin during idle time and deplate for defect reduction |
US20040206373A1 (en) * | 2003-04-18 | 2004-10-21 | Applied Materials, Inc. | Spin rinse dry cell |
US20050020077A1 (en) * | 2003-04-18 | 2005-01-27 | Applied Materials, Inc. | Formation of protection layer by dripping DI on wafer with high rotation to prevent stain formation from H2O2/H2SO4 chemical splash |
US20070232072A1 (en) * | 2003-04-18 | 2007-10-04 | Bo Zheng | Formation of protection layer on wafer to prevent stain formation |
US20050173253A1 (en) * | 2004-02-05 | 2005-08-11 | Applied Materials, Inc. | Method and apparatus for infilm defect reduction for electrochemical copper deposition |
US7531060B2 (en) * | 2004-07-09 | 2009-05-12 | Semitool, Inc. | Integrated tool assemblies with intermediate processing modules for processing of microfeature workpieces |
US20060045666A1 (en) * | 2004-07-09 | 2006-03-02 | Harris Randy A | Modular tool unit for processing of microfeature workpieces |
US20070020080A1 (en) * | 2004-07-09 | 2007-01-25 | Paul Wirth | Transfer devices and methods for handling microfeature workpieces within an environment of a processing machine |
US8100081B1 (en) | 2006-06-30 | 2012-01-24 | Novellus Systems, Inc. | Edge removal of films using externally generated plasma species |
US9732416B1 (en) | 2007-04-18 | 2017-08-15 | Novellus Systems, Inc. | Wafer chuck with aerodynamic design for turbulence reduction |
US8419964B2 (en) | 2008-08-27 | 2013-04-16 | Novellus Systems, Inc. | Apparatus and method for edge bevel removal of copper from silicon wafers |
US8172646B2 (en) * | 2009-02-27 | 2012-05-08 | Novellus Systems, Inc. | Magnetically actuated chuck for edge bevel removal |
JP5184476B2 (en) * | 2009-09-17 | 2013-04-17 | 東京エレクトロン株式会社 | Substrate liquid processing method, substrate liquid processing apparatus, and storage medium |
US8535448B2 (en) * | 2011-07-11 | 2013-09-17 | Chevron Phillips Chemical Company Lp | Methods of removing a protective layer |
US9393658B2 (en) | 2012-06-14 | 2016-07-19 | Black & Decker Inc. | Portable power tool |
Citations (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3727620A (en) * | 1970-03-18 | 1973-04-17 | Fluoroware Of California Inc | Rinsing and drying device |
US3953265A (en) * | 1975-04-28 | 1976-04-27 | International Business Machines Corporation | Meniscus-contained method of handling fluids in the manufacture of semiconductor wafers |
US4113492A (en) * | 1976-04-08 | 1978-09-12 | Fuji Photo Film Co., Ltd. | Spin coating process |
US4132567A (en) * | 1977-10-13 | 1979-01-02 | Fsi Corporation | Apparatus for and method of cleaning and removing static charges from substrates |
US4276855A (en) * | 1979-05-02 | 1981-07-07 | Optical Coating Laboratory, Inc. | Coating apparatus |
US4286541A (en) * | 1979-07-26 | 1981-09-01 | Fsi Corporation | Applying photoresist onto silicon wafers |
US4439244A (en) * | 1982-08-03 | 1984-03-27 | Texas Instruments Incorporated | Apparatus and method of material removal having a fluid filled slot |
US4439243A (en) * | 1982-08-03 | 1984-03-27 | Texas Instruments Incorporated | Apparatus and method of material removal with fluid flow within a slot |
US4510176A (en) * | 1983-09-26 | 1985-04-09 | At&T Bell Laboratories | Removal of coating from periphery of a semiconductor wafer |
US4544446A (en) * | 1984-07-24 | 1985-10-01 | J. T. Baker Chemical Co. | VLSI chemical reactor |
US4557785A (en) * | 1983-06-29 | 1985-12-10 | Fujitsu Limited | Apparatus for wet processing |
US4664133A (en) * | 1985-07-26 | 1987-05-12 | Fsi Corporation | Wafer processing machine |
US4732785A (en) * | 1986-09-26 | 1988-03-22 | Motorola, Inc. | Edge bead removal process for spin on films |
US4750505A (en) * | 1985-04-26 | 1988-06-14 | Dainippon Screen Mfg. Co., Ltd. | Apparatus for processing wafers and the like |
US4790262A (en) * | 1985-10-07 | 1988-12-13 | Tokyo Denshi Kagaku Co., Ltd. | Thin-film coating apparatus |
US4838289A (en) * | 1982-08-03 | 1989-06-13 | Texas Instruments Incorporated | Apparatus and method for edge cleaning |
US4903717A (en) * | 1987-11-09 | 1990-02-27 | Sez Semiconductor-Equipment Zubehoer Fuer die Halbleiterfertigung Gesellschaft m.b.H | Support for slice-shaped articles and device for etching silicon wafers with such a support |
US4982215A (en) * | 1988-08-31 | 1991-01-01 | Kabushiki Kaisha Toshiba | Method and apparatus for creation of resist patterns by chemical development |
US4982753A (en) * | 1983-07-26 | 1991-01-08 | National Semiconductor Corporation | Wafer etching, cleaning and stripping apparatus |
US5020200A (en) * | 1989-08-31 | 1991-06-04 | Dainippon Screen Mfg. Co., Ltd. | Apparatus for treating a wafer surface |
US5032217A (en) * | 1988-08-12 | 1991-07-16 | Dainippon Screen Mfg. Co., Ltd. | System for treating a surface of a rotating wafer |
US5117769A (en) * | 1987-03-31 | 1992-06-02 | Epsilon Technology, Inc. | Drive shaft apparatus for a susceptor |
US5168886A (en) * | 1988-05-25 | 1992-12-08 | Semitool, Inc. | Single wafer processor |
US5209180A (en) * | 1991-03-28 | 1993-05-11 | Dainippon Screen Mfg. Co., Ltd. | Spin coating apparatus with an upper spin plate cleaning nozzle |
US5222310A (en) * | 1990-05-18 | 1993-06-29 | Semitool, Inc. | Single wafer processor with a frame |
US5224504A (en) * | 1988-05-25 | 1993-07-06 | Semitool, Inc. | Single wafer processor |
US5224503A (en) * | 1992-06-15 | 1993-07-06 | Semitool, Inc. | Centrifugal wafer carrier cleaning apparatus |
US5324410A (en) * | 1990-08-02 | 1994-06-28 | Robert Bosch Gmbh | Device for one-sided etching of a semiconductor wafer |
US5349978A (en) * | 1992-06-04 | 1994-09-27 | Tokyo Ohka Kogyo Co., Ltd. | Cleaning device for cleaning planar workpiece |
US5361449A (en) * | 1992-10-02 | 1994-11-08 | Tokyo Electron Limited | Cleaning apparatus for cleaning reverse surface of semiconductor wafer |
US5421893A (en) * | 1993-02-26 | 1995-06-06 | Applied Materials, Inc. | Susceptor drive and wafer displacement mechanism |
US5431421A (en) * | 1988-05-25 | 1995-07-11 | Semitool, Inc. | Semiconductor processor wafer holder |
US5439519A (en) * | 1992-04-28 | 1995-08-08 | Tokyo Ohka Kogyo Co., Ltd. | Solution applying apparatus |
US5474807A (en) * | 1992-09-30 | 1995-12-12 | Hoya Corporation | Method for applying or removing coatings at a confined peripheral region of a substrate |
US5500081A (en) * | 1990-05-15 | 1996-03-19 | Bergman; Eric J. | Dynamic semiconductor wafer processing using homogeneous chemical vapors |
US5513594A (en) * | 1993-10-20 | 1996-05-07 | Mcclanahan; Adolphus E. | Clamp with wafer release for semiconductor wafer processing equipment |
US5551986A (en) * | 1995-02-15 | 1996-09-03 | Taxas Instruments Incorporated | Mechanical scrubbing for particle removal |
US5591262A (en) * | 1994-03-24 | 1997-01-07 | Tazmo Co., Ltd. | Rotary chemical treater having stationary cleaning fluid nozzle |
US5608943A (en) * | 1993-08-23 | 1997-03-11 | Tokyo Electron Limited | Apparatus for removing process liquid |
US5616069A (en) * | 1995-12-19 | 1997-04-01 | Micron Technology, Inc. | Directional spray pad scrubber |
US5618380A (en) * | 1995-12-18 | 1997-04-08 | Vlsi Technology, Inc. | Wafer edge sealing |
US5666985A (en) * | 1993-12-22 | 1997-09-16 | International Business Machines Corporation | Programmable apparatus for cleaning semiconductor elements |
US5677824A (en) * | 1995-11-24 | 1997-10-14 | Nec Corporation | Electrostatic chuck with mechanism for lifting up the peripheral of a substrate |
US5678116A (en) * | 1994-04-06 | 1997-10-14 | Dainippon Screen Mfg. Co., Ltd. | Method and apparatus for drying a substrate having a resist film with a miniaturized pattern |
US5688411A (en) * | 1995-03-09 | 1997-11-18 | Tokyo Ohka Kogyo Co., Ltd. | Method of and apparatus for removing coating from edge of substrate |
US5718763A (en) * | 1994-04-04 | 1998-02-17 | Tokyo Electron Limited | Resist processing apparatus for a rectangular substrate |
US5762708A (en) * | 1994-09-09 | 1998-06-09 | Tokyo Electron Limited | Coating apparatus therefor |
US5762751A (en) * | 1995-08-17 | 1998-06-09 | Semitool, Inc. | Semiconductor processor with wafer face protection |
US5779796A (en) * | 1994-03-09 | 1998-07-14 | Tokyo Electron Limited | Resist processing method and apparatus |
US5815762A (en) * | 1996-06-21 | 1998-09-29 | Tokyo Electron Limited | Processing apparatus and processing method |
US5845662A (en) * | 1995-05-02 | 1998-12-08 | Sumnitsch; Franz | Device for treatment of wafer-shaped articles, especially silicon wafers |
US5860640A (en) * | 1995-11-29 | 1999-01-19 | Applied Materials, Inc. | Semiconductor wafer alignment member and clamp ring |
US5865984A (en) * | 1997-06-30 | 1999-02-02 | International Business Machines Corporation | Electrochemical etching apparatus and method for spirally etching a workpiece |
US5868866A (en) * | 1995-03-03 | 1999-02-09 | Ebara Corporation | Method of and apparatus for cleaning workpiece |
US5879577A (en) * | 1996-12-13 | 1999-03-09 | Taiwan Semiconductor Manufacturing Company Ltd. | Process for wafer peripheral edge defect reduction |
US5882433A (en) * | 1995-05-23 | 1999-03-16 | Tokyo Electron Limited | Spin cleaning method |
US5885755A (en) * | 1997-04-30 | 1999-03-23 | Kabushiki Kaisha Toshiba | Developing treatment apparatus used in the process for manufacturing a semiconductor device, and method for the developing treatment |
US5897379A (en) * | 1997-12-19 | 1999-04-27 | Sharp Microelectronics Technology, Inc. | Low temperature system and method for CVD copper removal |
US5896877A (en) * | 1996-11-20 | 1999-04-27 | Sez Semiconductor-Equipment Zubehor Fur Die Halbleiterfertigung Ag | Support for wafer-like objects |
US5916366A (en) * | 1996-10-08 | 1999-06-29 | Dainippon Screen Mfg. Co., Ltd. | Substrate spin treating apparatus |
US5939139A (en) * | 1997-01-24 | 1999-08-17 | Tokyo Electron Limited | Method of removing coated film from substrate edge surface and apparatus for removing coated film |
US5942035A (en) * | 1993-03-25 | 1999-08-24 | Tokyo Electron Limited | Solvent and resist spin coating apparatus |
US5952050A (en) * | 1996-02-27 | 1999-09-14 | Micron Technology, Inc. | Chemical dispensing system for semiconductor wafer processing |
US5981354A (en) * | 1997-03-12 | 1999-11-09 | Advanced Micro Devices, Inc. | Semiconductor fabrication employing a flowable oxide to enhance planarization in a shallow trench isolation process |
US5997653A (en) * | 1996-10-07 | 1999-12-07 | Tokyo Electron Limited | Method for washing and drying substrates |
US6004631A (en) * | 1995-02-07 | 1999-12-21 | Seiko Epson Corporation | Apparatus and method of removing unnecessary matter and coating process using such method |
US6027602A (en) * | 1997-08-29 | 2000-02-22 | Techpoint Pacific Singapore Pte. Ltd. | Wet processing apparatus |
US6056869A (en) * | 1998-06-04 | 2000-05-02 | International Business Machines Corporation | Wafer edge deplater for chemical mechanical polishing of substrates |
US6063232A (en) * | 1991-11-20 | 2000-05-16 | Enya Systems Limited | Method and apparatus for etching an edge face of a wafer |
US6079428A (en) * | 1997-08-01 | 2000-06-27 | Tokyo Electron Limited | Apparatus for removing coated film from peripheral portion of substrate |
US6090205A (en) * | 1995-04-19 | 2000-07-18 | Tokyo Electron Limited | Apparatus for processing substrate |
US6114254A (en) * | 1996-10-15 | 2000-09-05 | Micron Technology, Inc. | Method for removing contaminants from a semiconductor wafer |
US6149729A (en) * | 1997-05-22 | 2000-11-21 | Tokyo Electron Limited | Film forming apparatus and method |
US6156167A (en) * | 1997-11-13 | 2000-12-05 | Novellus Systems, Inc. | Clamshell apparatus for electrochemically treating semiconductor wafers |
US6251692B1 (en) * | 1997-09-30 | 2001-06-26 | Semitool, Inc. | Semiconductor processing workpiece support with sensory subsystem for detection of wafers or other semiconductor workpieces |
US6264752B1 (en) * | 1998-03-13 | 2001-07-24 | Gary L. Curtis | Reactor for processing a microelectronic workpiece |
US6265328B1 (en) * | 1998-01-30 | 2001-07-24 | Silicon Genesis Corporation | Wafer edge engineering method and device |
US6267853B1 (en) * | 1999-07-09 | 2001-07-31 | Applied Materials, Inc. | Electro-chemical deposition system |
US6268289B1 (en) * | 1998-05-18 | 2001-07-31 | Motorola Inc. | Method for protecting the edge exclusion of a semiconductor wafer from copper plating through use of an edge exclusion masking layer |
US6290865B1 (en) * | 1998-11-30 | 2001-09-18 | Applied Materials, Inc. | Spin-rinse-drying process for electroplated semiconductor wafers |
US20010024691A1 (en) * | 1999-12-24 | 2001-09-27 | Norio Kimura | Semiconductor substrate processing apparatus and method |
US6309981B1 (en) * | 1999-10-01 | 2001-10-30 | Novellus Systems, Inc. | Edge bevel removal of copper from silicon wafers |
US6318385B1 (en) * | 1998-03-13 | 2001-11-20 | Semitool, Inc. | Micro-environment chamber and system for rinsing and drying a semiconductor workpiece |
US6333319B1 (en) * | 1995-11-24 | 2001-12-25 | Yeda Research And Development Co., Ltd. | Synthetic metal-substituted bacteriochlorophyll derivatives and use thereof |
US6350319B1 (en) * | 1998-03-13 | 2002-02-26 | Semitool, Inc. | Micro-environment reactor for processing a workpiece |
US6379782B2 (en) * | 2000-04-27 | 2002-04-30 | Nec Corporation | Semiconductor device formed with metal wiring on a wafer by chemical mechanical polishing, and method of manufacturing the same |
US6399505B2 (en) * | 1997-10-20 | 2002-06-04 | Advanced Micro Devices, Inc. | Method and system for copper interconnect formation |
US6413436B1 (en) * | 1999-01-27 | 2002-07-02 | Semitool, Inc. | Selective treatment of the surface of a microelectronic workpiece |
US6423642B1 (en) * | 1998-03-13 | 2002-07-23 | Semitool, Inc. | Reactor for processing a semiconductor wafer |
US6423636B1 (en) * | 1999-11-19 | 2002-07-23 | Applied Materials, Inc. | Process sequence for improved seed layer productivity and achieving 3mm edge exclusion for a copper metalization process on semiconductor wafer |
US6444221B1 (en) * | 1992-06-30 | 2002-09-03 | Howard K. Shapiro | Methods of treating chronic inflammatory diseases using carbonyl trapping agents |
US6537416B1 (en) * | 1999-10-01 | 2003-03-25 | Novellus Systems, Inc. | Wafer chuck for use in edge bevel removal of copper from silicon wafers |
US6586342B1 (en) * | 2000-04-25 | 2003-07-01 | Novellus Systems, Inc. | Edge bevel removal of copper from silicon wafers |
US6615854B1 (en) * | 1999-05-19 | 2003-09-09 | Ebara Corporation | Wafer cleaning apparatus |
US6632292B1 (en) * | 1998-03-13 | 2003-10-14 | Semitool, Inc. | Selective treatment of microelectronic workpiece surfaces |
US6683007B1 (en) * | 1999-03-15 | 2004-01-27 | Nec Corporation | Etching and cleaning methods and etching and cleaning apparatus used therefor |
US20040235306A1 (en) * | 2001-12-05 | 2004-11-25 | Jeng-Wei Yang | Cleaning composition and method of washing a silicon wafer |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5212576A (en) | 1975-07-21 | 1977-01-31 | Hitachi Ltd | Wafer washing drying device |
JPS59208831A (en) | 1983-05-13 | 1984-11-27 | Hitachi Tokyo Electronics Co Ltd | Applicator |
JPS60137016A (en) | 1983-12-26 | 1985-07-20 | Mitsubishi Electric Corp | Film forming device |
JPS61196534A (en) | 1985-02-26 | 1986-08-30 | Nec Corp | Photoresist coating device |
JPS62166515A (en) | 1986-01-20 | 1987-07-23 | Hitachi Electronics Eng Co Ltd | Processing cup for semiconductor manufacturing apparatus |
US4779877A (en) * | 1986-04-22 | 1988-10-25 | Varian Associates, Inc. | Wafer support assembly |
JPS63185029A (en) | 1987-01-28 | 1988-07-30 | Hitachi Ltd | Wafer treatment apparatus |
US5040484A (en) * | 1987-05-04 | 1991-08-20 | Varian Associates, Inc. | Apparatus for retaining wafers |
JPH01120023A (en) | 1987-11-02 | 1989-05-12 | Seiko Epson Corp | Spin development device |
US4962049A (en) * | 1989-04-13 | 1990-10-09 | Applied Materials, Inc. | Process for the plasma treatment of the backside of a semiconductor wafer |
US5075256A (en) * | 1989-08-25 | 1991-12-24 | Applied Materials, Inc. | Process for removing deposits from backside and end edge of semiconductor wafer while preventing removal of materials from front surface of wafer |
JP2887408B2 (en) | 1990-08-10 | 1999-04-26 | 株式会社荏原製作所 | Wafer cleaning equipment |
JPH0513322A (en) | 1991-07-09 | 1993-01-22 | Ryoden Semiconductor Syst Eng Kk | Film solvent application device |
JPH0521332A (en) | 1991-07-10 | 1993-01-29 | Oki Electric Ind Co Ltd | Resist removing device |
JPH05326483A (en) | 1992-05-15 | 1993-12-10 | Sony Corp | Wafer processor and wafer through processor |
JP3030796B2 (en) | 1992-07-24 | 2000-04-10 | 東京エレクトロン株式会社 | Cleaning treatment method |
US5518542A (en) * | 1993-11-05 | 1996-05-21 | Tokyo Electron Limited | Double-sided substrate cleaning apparatus |
KR100369571B1 (en) * | 1994-12-28 | 2003-04-10 | 도레이 가부시끼가이샤 | Coating method and coating device |
JP3942672B2 (en) * | 1996-04-12 | 2007-07-11 | キヤノンアネルバ株式会社 | Substrate processing method and substrate processing apparatus |
US5890269A (en) * | 1997-12-19 | 1999-04-06 | Advanced Micro Devices | Semiconductor wafer, handling apparatus, and method |
DE19805525C2 (en) * | 1998-02-11 | 2002-06-13 | Sez Semiconduct Equip Zubehoer | Process for wet-etching semiconductor wafers to produce a defined edge region by under-etching |
US5939788A (en) * | 1998-03-11 | 1999-08-17 | Micron Technology, Inc. | Copper diffusion barrier, aluminum wetting layer and improved methods for filling openings in silicon substrates with cooper |
WO1999054527A2 (en) * | 1998-04-21 | 1999-10-28 | Applied Materials, Inc. | Electro-chemical deposition system and method of electroplating on substrates |
EP1052682B1 (en) * | 1999-04-28 | 2002-01-09 | SEZ Semiconductor-Equipment Zubehör für die Halbleiterfertigung AG | Device and process for the liquid treatment of disk-shaped objects |
US6333275B1 (en) * | 1999-10-01 | 2001-12-25 | Novellus Systems, Inc. | Etchant mixing system for edge bevel removal of copper from silicon wafers |
-
1999
- 1999-11-10 US US09/437,926 patent/US6413436B1/en not_active Expired - Lifetime
-
2002
- 2002-05-17 US US10/150,631 patent/US20020144973A1/en not_active Abandoned
- 2002-06-26 US US10/184,141 patent/US20020168863A1/en not_active Abandoned
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3727620A (en) * | 1970-03-18 | 1973-04-17 | Fluoroware Of California Inc | Rinsing and drying device |
US3953265A (en) * | 1975-04-28 | 1976-04-27 | International Business Machines Corporation | Meniscus-contained method of handling fluids in the manufacture of semiconductor wafers |
US4113492A (en) * | 1976-04-08 | 1978-09-12 | Fuji Photo Film Co., Ltd. | Spin coating process |
US4132567A (en) * | 1977-10-13 | 1979-01-02 | Fsi Corporation | Apparatus for and method of cleaning and removing static charges from substrates |
US4276855A (en) * | 1979-05-02 | 1981-07-07 | Optical Coating Laboratory, Inc. | Coating apparatus |
US4286541A (en) * | 1979-07-26 | 1981-09-01 | Fsi Corporation | Applying photoresist onto silicon wafers |
US4838289A (en) * | 1982-08-03 | 1989-06-13 | Texas Instruments Incorporated | Apparatus and method for edge cleaning |
US4439244A (en) * | 1982-08-03 | 1984-03-27 | Texas Instruments Incorporated | Apparatus and method of material removal having a fluid filled slot |
US4439243A (en) * | 1982-08-03 | 1984-03-27 | Texas Instruments Incorporated | Apparatus and method of material removal with fluid flow within a slot |
US4557785A (en) * | 1983-06-29 | 1985-12-10 | Fujitsu Limited | Apparatus for wet processing |
US4982753A (en) * | 1983-07-26 | 1991-01-08 | National Semiconductor Corporation | Wafer etching, cleaning and stripping apparatus |
US4510176A (en) * | 1983-09-26 | 1985-04-09 | At&T Bell Laboratories | Removal of coating from periphery of a semiconductor wafer |
US4544446A (en) * | 1984-07-24 | 1985-10-01 | J. T. Baker Chemical Co. | VLSI chemical reactor |
US4750505A (en) * | 1985-04-26 | 1988-06-14 | Dainippon Screen Mfg. Co., Ltd. | Apparatus for processing wafers and the like |
US4664133A (en) * | 1985-07-26 | 1987-05-12 | Fsi Corporation | Wafer processing machine |
US4790262A (en) * | 1985-10-07 | 1988-12-13 | Tokyo Denshi Kagaku Co., Ltd. | Thin-film coating apparatus |
US4732785A (en) * | 1986-09-26 | 1988-03-22 | Motorola, Inc. | Edge bead removal process for spin on films |
US5117769A (en) * | 1987-03-31 | 1992-06-02 | Epsilon Technology, Inc. | Drive shaft apparatus for a susceptor |
US4903717A (en) * | 1987-11-09 | 1990-02-27 | Sez Semiconductor-Equipment Zubehoer Fuer die Halbleiterfertigung Gesellschaft m.b.H | Support for slice-shaped articles and device for etching silicon wafers with such a support |
US5168886A (en) * | 1988-05-25 | 1992-12-08 | Semitool, Inc. | Single wafer processor |
US5224504A (en) * | 1988-05-25 | 1993-07-06 | Semitool, Inc. | Single wafer processor |
US5431421A (en) * | 1988-05-25 | 1995-07-11 | Semitool, Inc. | Semiconductor processor wafer holder |
US5032217A (en) * | 1988-08-12 | 1991-07-16 | Dainippon Screen Mfg. Co., Ltd. | System for treating a surface of a rotating wafer |
US4982215A (en) * | 1988-08-31 | 1991-01-01 | Kabushiki Kaisha Toshiba | Method and apparatus for creation of resist patterns by chemical development |
US5020200A (en) * | 1989-08-31 | 1991-06-04 | Dainippon Screen Mfg. Co., Ltd. | Apparatus for treating a wafer surface |
US5500081A (en) * | 1990-05-15 | 1996-03-19 | Bergman; Eric J. | Dynamic semiconductor wafer processing using homogeneous chemical vapors |
US5445172A (en) * | 1990-05-18 | 1995-08-29 | Semitool, Inc. | Wafer holder with flexibly mounted gripping fingers |
US5222310A (en) * | 1990-05-18 | 1993-06-29 | Semitool, Inc. | Single wafer processor with a frame |
US5324410A (en) * | 1990-08-02 | 1994-06-28 | Robert Bosch Gmbh | Device for one-sided etching of a semiconductor wafer |
US5209180A (en) * | 1991-03-28 | 1993-05-11 | Dainippon Screen Mfg. Co., Ltd. | Spin coating apparatus with an upper spin plate cleaning nozzle |
US6063232A (en) * | 1991-11-20 | 2000-05-16 | Enya Systems Limited | Method and apparatus for etching an edge face of a wafer |
US5439519A (en) * | 1992-04-28 | 1995-08-08 | Tokyo Ohka Kogyo Co., Ltd. | Solution applying apparatus |
US5349978A (en) * | 1992-06-04 | 1994-09-27 | Tokyo Ohka Kogyo Co., Ltd. | Cleaning device for cleaning planar workpiece |
US5224503A (en) * | 1992-06-15 | 1993-07-06 | Semitool, Inc. | Centrifugal wafer carrier cleaning apparatus |
US6444221B1 (en) * | 1992-06-30 | 2002-09-03 | Howard K. Shapiro | Methods of treating chronic inflammatory diseases using carbonyl trapping agents |
US5474807A (en) * | 1992-09-30 | 1995-12-12 | Hoya Corporation | Method for applying or removing coatings at a confined peripheral region of a substrate |
US5361449A (en) * | 1992-10-02 | 1994-11-08 | Tokyo Electron Limited | Cleaning apparatus for cleaning reverse surface of semiconductor wafer |
US5421893A (en) * | 1993-02-26 | 1995-06-06 | Applied Materials, Inc. | Susceptor drive and wafer displacement mechanism |
US6063190A (en) * | 1993-03-25 | 2000-05-16 | Tokyo Electron Limited | Method of forming coating film and apparatus therefor |
US5942035A (en) * | 1993-03-25 | 1999-08-24 | Tokyo Electron Limited | Solvent and resist spin coating apparatus |
US5608943A (en) * | 1993-08-23 | 1997-03-11 | Tokyo Electron Limited | Apparatus for removing process liquid |
US5513594A (en) * | 1993-10-20 | 1996-05-07 | Mcclanahan; Adolphus E. | Clamp with wafer release for semiconductor wafer processing equipment |
US5666985A (en) * | 1993-12-22 | 1997-09-16 | International Business Machines Corporation | Programmable apparatus for cleaning semiconductor elements |
US5779796A (en) * | 1994-03-09 | 1998-07-14 | Tokyo Electron Limited | Resist processing method and apparatus |
US5591262A (en) * | 1994-03-24 | 1997-01-07 | Tazmo Co., Ltd. | Rotary chemical treater having stationary cleaning fluid nozzle |
US5718763A (en) * | 1994-04-04 | 1998-02-17 | Tokyo Electron Limited | Resist processing apparatus for a rectangular substrate |
US5678116A (en) * | 1994-04-06 | 1997-10-14 | Dainippon Screen Mfg. Co., Ltd. | Method and apparatus for drying a substrate having a resist film with a miniaturized pattern |
US5762708A (en) * | 1994-09-09 | 1998-06-09 | Tokyo Electron Limited | Coating apparatus therefor |
US6004631A (en) * | 1995-02-07 | 1999-12-21 | Seiko Epson Corporation | Apparatus and method of removing unnecessary matter and coating process using such method |
US5551986A (en) * | 1995-02-15 | 1996-09-03 | Taxas Instruments Incorporated | Mechanical scrubbing for particle removal |
US5868866A (en) * | 1995-03-03 | 1999-02-09 | Ebara Corporation | Method of and apparatus for cleaning workpiece |
US5688411A (en) * | 1995-03-09 | 1997-11-18 | Tokyo Ohka Kogyo Co., Ltd. | Method of and apparatus for removing coating from edge of substrate |
US6090205A (en) * | 1995-04-19 | 2000-07-18 | Tokyo Electron Limited | Apparatus for processing substrate |
US5845662A (en) * | 1995-05-02 | 1998-12-08 | Sumnitsch; Franz | Device for treatment of wafer-shaped articles, especially silicon wafers |
US5882433A (en) * | 1995-05-23 | 1999-03-16 | Tokyo Electron Limited | Spin cleaning method |
US5762751A (en) * | 1995-08-17 | 1998-06-09 | Semitool, Inc. | Semiconductor processor with wafer face protection |
US5677824A (en) * | 1995-11-24 | 1997-10-14 | Nec Corporation | Electrostatic chuck with mechanism for lifting up the peripheral of a substrate |
US6333319B1 (en) * | 1995-11-24 | 2001-12-25 | Yeda Research And Development Co., Ltd. | Synthetic metal-substituted bacteriochlorophyll derivatives and use thereof |
US5860640A (en) * | 1995-11-29 | 1999-01-19 | Applied Materials, Inc. | Semiconductor wafer alignment member and clamp ring |
US5618380A (en) * | 1995-12-18 | 1997-04-08 | Vlsi Technology, Inc. | Wafer edge sealing |
US5616069A (en) * | 1995-12-19 | 1997-04-01 | Micron Technology, Inc. | Directional spray pad scrubber |
US5952050A (en) * | 1996-02-27 | 1999-09-14 | Micron Technology, Inc. | Chemical dispensing system for semiconductor wafer processing |
US5815762A (en) * | 1996-06-21 | 1998-09-29 | Tokyo Electron Limited | Processing apparatus and processing method |
US5997653A (en) * | 1996-10-07 | 1999-12-07 | Tokyo Electron Limited | Method for washing and drying substrates |
US5916366A (en) * | 1996-10-08 | 1999-06-29 | Dainippon Screen Mfg. Co., Ltd. | Substrate spin treating apparatus |
US6114254A (en) * | 1996-10-15 | 2000-09-05 | Micron Technology, Inc. | Method for removing contaminants from a semiconductor wafer |
US5896877A (en) * | 1996-11-20 | 1999-04-27 | Sez Semiconductor-Equipment Zubehor Fur Die Halbleiterfertigung Ag | Support for wafer-like objects |
US5879577A (en) * | 1996-12-13 | 1999-03-09 | Taiwan Semiconductor Manufacturing Company Ltd. | Process for wafer peripheral edge defect reduction |
US5939139A (en) * | 1997-01-24 | 1999-08-17 | Tokyo Electron Limited | Method of removing coated film from substrate edge surface and apparatus for removing coated film |
US5981354A (en) * | 1997-03-12 | 1999-11-09 | Advanced Micro Devices, Inc. | Semiconductor fabrication employing a flowable oxide to enhance planarization in a shallow trench isolation process |
US5885755A (en) * | 1997-04-30 | 1999-03-23 | Kabushiki Kaisha Toshiba | Developing treatment apparatus used in the process for manufacturing a semiconductor device, and method for the developing treatment |
US6149729A (en) * | 1997-05-22 | 2000-11-21 | Tokyo Electron Limited | Film forming apparatus and method |
US5865984A (en) * | 1997-06-30 | 1999-02-02 | International Business Machines Corporation | Electrochemical etching apparatus and method for spirally etching a workpiece |
US6079428A (en) * | 1997-08-01 | 2000-06-27 | Tokyo Electron Limited | Apparatus for removing coated film from peripheral portion of substrate |
US6027602A (en) * | 1997-08-29 | 2000-02-22 | Techpoint Pacific Singapore Pte. Ltd. | Wet processing apparatus |
US6251692B1 (en) * | 1997-09-30 | 2001-06-26 | Semitool, Inc. | Semiconductor processing workpiece support with sensory subsystem for detection of wafers or other semiconductor workpieces |
US6399505B2 (en) * | 1997-10-20 | 2002-06-04 | Advanced Micro Devices, Inc. | Method and system for copper interconnect formation |
US6156167A (en) * | 1997-11-13 | 2000-12-05 | Novellus Systems, Inc. | Clamshell apparatus for electrochemically treating semiconductor wafers |
US5897379A (en) * | 1997-12-19 | 1999-04-27 | Sharp Microelectronics Technology, Inc. | Low temperature system and method for CVD copper removal |
US6265328B1 (en) * | 1998-01-30 | 2001-07-24 | Silicon Genesis Corporation | Wafer edge engineering method and device |
US6350319B1 (en) * | 1998-03-13 | 2002-02-26 | Semitool, Inc. | Micro-environment reactor for processing a workpiece |
US6318385B1 (en) * | 1998-03-13 | 2001-11-20 | Semitool, Inc. | Micro-environment chamber and system for rinsing and drying a semiconductor workpiece |
US6632292B1 (en) * | 1998-03-13 | 2003-10-14 | Semitool, Inc. | Selective treatment of microelectronic workpiece surfaces |
US6264752B1 (en) * | 1998-03-13 | 2001-07-24 | Gary L. Curtis | Reactor for processing a microelectronic workpiece |
US6423642B1 (en) * | 1998-03-13 | 2002-07-23 | Semitool, Inc. | Reactor for processing a semiconductor wafer |
US6268289B1 (en) * | 1998-05-18 | 2001-07-31 | Motorola Inc. | Method for protecting the edge exclusion of a semiconductor wafer from copper plating through use of an edge exclusion masking layer |
US6056869A (en) * | 1998-06-04 | 2000-05-02 | International Business Machines Corporation | Wafer edge deplater for chemical mechanical polishing of substrates |
US6290865B1 (en) * | 1998-11-30 | 2001-09-18 | Applied Materials, Inc. | Spin-rinse-drying process for electroplated semiconductor wafers |
US6413436B1 (en) * | 1999-01-27 | 2002-07-02 | Semitool, Inc. | Selective treatment of the surface of a microelectronic workpiece |
US6683007B1 (en) * | 1999-03-15 | 2004-01-27 | Nec Corporation | Etching and cleaning methods and etching and cleaning apparatus used therefor |
US6615854B1 (en) * | 1999-05-19 | 2003-09-09 | Ebara Corporation | Wafer cleaning apparatus |
US6267853B1 (en) * | 1999-07-09 | 2001-07-31 | Applied Materials, Inc. | Electro-chemical deposition system |
US6309981B1 (en) * | 1999-10-01 | 2001-10-30 | Novellus Systems, Inc. | Edge bevel removal of copper from silicon wafers |
US6537416B1 (en) * | 1999-10-01 | 2003-03-25 | Novellus Systems, Inc. | Wafer chuck for use in edge bevel removal of copper from silicon wafers |
US6423636B1 (en) * | 1999-11-19 | 2002-07-23 | Applied Materials, Inc. | Process sequence for improved seed layer productivity and achieving 3mm edge exclusion for a copper metalization process on semiconductor wafer |
US20010024691A1 (en) * | 1999-12-24 | 2001-09-27 | Norio Kimura | Semiconductor substrate processing apparatus and method |
US6586342B1 (en) * | 2000-04-25 | 2003-07-01 | Novellus Systems, Inc. | Edge bevel removal of copper from silicon wafers |
US6379782B2 (en) * | 2000-04-27 | 2002-04-30 | Nec Corporation | Semiconductor device formed with metal wiring on a wafer by chemical mechanical polishing, and method of manufacturing the same |
US20040235306A1 (en) * | 2001-12-05 | 2004-11-25 | Jeng-Wei Yang | Cleaning composition and method of washing a silicon wafer |
Also Published As
Publication number | Publication date |
---|---|
US6413436B1 (en) | 2002-07-02 |
US20020168863A1 (en) | 2002-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6413436B1 (en) | Selective treatment of the surface of a microelectronic workpiece | |
EP1091811B1 (en) | Selective treatment of the surface of a microelectronic workpiece | |
US7399713B2 (en) | Selective treatment of microelectric workpiece surfaces | |
US20050217707A1 (en) | Selective processing of microelectronic workpiece surfaces | |
US8419964B2 (en) | Apparatus and method for edge bevel removal of copper from silicon wafers | |
JP7064905B2 (en) | Board processing method and board processing equipment | |
KR101836020B1 (en) | Sacrificial-film removal method and substrate processing device | |
WO2008002669A2 (en) | Post etch wafer surface cleaning with liquid meniscus | |
WO2005016563A1 (en) | Methods of thinning a silicon wafer using hf and ozone | |
JP2023090738A (en) | Substrate processing method and substrate processing apparatus | |
TWI502620B (en) | Method for thinning a semiconductor workpiece | |
US6513537B1 (en) | Substrate processing method and substrate processing apparatus | |
US20050020001A1 (en) | Selective treatment of the surface of a microelectronic workpiece | |
JP2020170808A (en) | Processing liquid generation device, substrate processing device, processing liquid generation method and substrate processing method | |
EP1589568A2 (en) | Selective treatment of the surface of a microelectronic workpiece | |
US7064079B2 (en) | Method of removing polymer and apparatus for doing the same | |
TWI716854B (en) | Substrate processing method and substrate processing apparatus | |
US20020023663A1 (en) | Apparatus and method for preventing the re-adherence of particles in wafer-cleaning process | |
JP7201494B2 (en) | Substrate processing method and substrate processing apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |