Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS20020144973 A1
Tipo de publicaciónSolicitud
Número de solicitudUS 10/150,631
Fecha de publicación10 Oct 2002
Fecha de presentación17 May 2002
Fecha de prioridad22 Ene 1999
También publicado comoUS6413436, US20020168863
Número de publicación10150631, 150631, US 2002/0144973 A1, US 2002/144973 A1, US 20020144973 A1, US 20020144973A1, US 2002144973 A1, US 2002144973A1, US-A1-20020144973, US-A1-2002144973, US2002/0144973A1, US2002/144973A1, US20020144973 A1, US20020144973A1, US2002144973 A1, US2002144973A1
InventoresBrian Aegerter, Curt Dundas, Michael Jolley, Tom Ritzdorf, Steven Peace, Gary Curtis, Raymon Thompson
Cesionario originalSemitool, Inc.
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Selective treatment of the surface of a microelectronic workpiece
US 20020144973 A1
Resumen
In a process for treating a workpiece such as a semiconductor wafer, a processing fluid is selectively applied or excluded from an outer peripheral margin of at least one of the front or back sides of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece while the workpiece and a reactor holding the workpiece are spinning. The flow rate of the processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied or excluded from the outer peripheral margin.
Imágenes(4)
Previous page
Next page
Reclamaciones(19)
1. A method for processing a microelectronic workpiece having a first side, a second side, and an outer perimeter joining the first and second sides at their periphery, comprising the steps of:
applying a film over the first side and over at least a portion of the outer perimeter; and
providing a processing fluid capable of removing the film over an outer margin of the second side while preventing the processing fluid from flowing over the second side except at the outer margin.
2. The method of claim 1 wherein the processing fluid flows over the first side and over the outer perimeter, as well as over the outer margin of the second side, so as to remove the thin film from the outer perimeter and to remove any contaminant from the first side.
3. The method of claim 1 wherein the thin film comprises copper.
4. The method of claim 1 wherein the thin film comprises material selected from the group consisting of: silicon nitride, silicon oxide, and polysilicon.
5. The method of claim 1 wherein the thin film comprises photoresist.
6. The method of claim 1 wherein the processing fluid comprises at least one of hydrofluoric acid and hydrogen peroxide.
7. The method of claim 1 wherein the processing fluid comprises a mixture of an acid and an oxidizing agent.
8. The method of claim 1 wherein the processing fluid comprises a mixture of sulfuric acid and hydrogen peroxide.
9. The method of claim 1 wherein the processing fluid comprises a mixture of sulfuric acid and amoniun persulfate.
10. A process for treating a microelectronic workpiece having a first side, a second side, and an outer perimeter joining the first and second sides, comprising:
applying a barrier layer over the first side;
applying a seed layer over to the barrier layer;
applying a metallization layer over the seed layer;
providing an etching fluid over an outer margin of the first side;
preventing the etching fluid from flowing over areas of the first side within the outer margin, to remove the seed layer and metallization layer from the outer margin of the first side.
11. A method for processing a microelectronic workpiece having a first side, a second side, and an outer perimeter, comprising the steps of:
applying a thin film over the first side and over at least a portion of the outer perimeter; and
performing a step for removing the thin film from the outer perimeter by applying a fluid to the outer perimeter and by confining the fluid to the outer perimeter.
12. A process for treating a microelectronic workpiece having a first side, a second side, and an outer perimeter joining the first and second sides, comprising the steps of:
applying a film over the first side and over at least a portion of the outer perimeter;
providing a process liquid onto the second side, onto the outer perimeter, and onto an outer annular margin of the first side; and
preventing the fluid from contacting any area of the first side other than the outer annular margin by spinning the workpiece.
13. The process of claim 12 further comprising the step of providing a second process fluid onto the first side of the workpiece.
14. A method for processing a microelectronic workpiece having a front side and a back side, comprising the steps of:
applying a first layer onto the front side of the workpiece;
applying a metal film onto the first layer radially inside of an annular outer edge of the front side of the workpiece; spinning the workpiece; and
applying a process liquid onto the workpiece while confining the process liquid to the backside of the workpiece and to the annular outer edge of the front side.
15. The method of claim 14 further comprising the steps of connecting electrical contacts onto the annular outer edge of the seed layer on the front side of the workpiece, and applying the metal film onto the seed layer by electroplating.
16. The method of claim 14 wherein the first layer comprises a seed layer.
17. The method of claim 16 further comprising the step of applying a barrier layer onto the front side of the workpiece before applying the seed layer.
18. The method of claim 14 further comprising the step of applying a second process fluid to the back side of the workpiece.
19. The method of claim 18 wherein the first process fluid comprises a liquid and the second process fluid comprises a gas.
Descripción
  • [0001]
    This Application is a Division of U.S. patent application Ser. No. 09/437,926 filed Nov. 10, 1999 and now pending, which is the U.S. National Stage Application of International Application No. PCT/U99/05674, filed on Mar. 15, 1999 and published in English, and including priority claims to U.S. Provisional Pat. App. Ser. Nos. 60/116,750, filed Jan. 23, 1999; 60/117,474, filed Jan. 27, 1999; and to U.S. patent application Nos. 09/041,901, filed Mar. 13, 1998, now U.S. Pat. No. 6,350,319; 09/041,649, filed Mar. 13, 1998, now U.S. Pat. No. 6,318,385; and 09/113,435, filed Jul. 10, 1998, now U.S. Pat. No. 6,264,752. This Application claims priority to each of these applications. The disclosures of PCT/US99/05674; 60/117,474; and U.S. patent application Ser. No. 09/437,711 are incorporated by reference.
  • BACKGROUND OF THE INVENTION
  • [0002]
    This invention pertains to treating a silicon wafer to remove a thin film, such as a copper film, from regions on the silicon wafer.
  • [0003]
    The fabrication of a microelectronic circuit and/or component from a substrate typically involves a substantial number of processes. Many of these processes involve the deposition of a thin film on the surface of the workpiece followed by contact with a processing liquid, vapor, or gas. In a known process for treating a microelectronic workpiece, such as a silicon wafer, on which microelectronic devices have been fabricated, thin-film layers are successively applied and etched to form, for example, a metallized interconnect structure. In a typical metallization process, a barrier layer is applied over a dielectric layer on the front side of the workpiece. Depending upon the particular process used to form the interconnect structures, the dielectric layer may include a pattern of recessed micro-structures forming the various interconnect paths. A thin metal film, such as a copper film, is applied exterior to the barrier layer. In most instances, the thin film serves as an initial seed layer for subsequent electroplating of a further metal layer, such as a further copper layer. Due to manufacturing constraints, the thin film is not applied over an outer, peripheral margin of the front side.
  • [0004]
    Known techniques, such as physical vapor deposition (sputtering) or chemical vapor deposition, are typically used to apply the barrier layer and the thin film. If a further metal layer is to be electroplated exterior to the thin film, one or more electrical contacts are connected to an outer margin of the thin film to provide plating power.
  • [0005]
    The surface area of the front side beyond the inner boundary of the outer margin of the thin film is not available for fabricating the microelectronic devices since the present manufacturing processes limit the extent to which device structures can be formed at the outer margin. It would be highly desirable and would result in increased yield if more surface area beyond the present limits of the outer margin of the thin film were available for fabricating interconnect structures.
  • [0006]
    In the known process discussed above, and in other processes, contamination by copper, other metals, or other contaminants can occur on the back side of the workpiece. Although copper and other metals tend to diffuse rapidly through silicon or silicon dioxide, the back side is generally not provided with barrier layers capable of preventing copper, other metals, or other contaminants from diffusing through the silicon wafer to the front side, where such contamination can be very detrimental to device performance.
  • [0007]
    Such contamination can result from overspray or other processing artifacts of from cross-contamination via fabrication tools. Such contamination can occur on the outer perimeter of a silicon wafer as well as on its back side. If not removed, such contamination can lead to cross-contamination of other wafers, via fabrication tools. Such contamination can be very difficult to remove, particularly if the contaminant has formed a stable silicide. It would be highly desirable if such contamination could be easily removed in a controlled manner without detrimentally affecting the front side of the workpiece.
  • SUMMARY OF THE INVENTION
  • [0008]
    In a first aspect of the invention, a processing fluid is selectively applied or excluded from an outer peripheral margin of at least one of the front or back sides of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece as the workpiece, and a reactor holding the workpiece, are spinning. The flow rate of the one or more processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied or excluded from the outer peripheral margin.
  • [0009]
    In a second aspect of the invention, a thin film is applied over the front side and over at least a portion of the outer perimeter. A barrier layer may be applied over the front side and over at least a portion of the outer perimeter, whereupon a further thin film, such as a conductive seed layer, is applied over the barrier layer.
  • [0010]
    After one or more further intervening steps, such as electroplating of a metal layer onto the conductive seed layer, an etchant capable of removing one or more of the thin film layers is caused to flow over an outer margin of the front side while the etchant is prevented from flowing over the front side except for the outer margin. Thus, the etchant only contacts the outer margin of the front side thereby selectively removing only the one or more thin film layers from the outer margin of the front side. If the etchant is also caused to flow over the back side and over the outer perimeter, as well as over the outer margin of the front side, the one or more thin film layers are removed from the outer perimeter and any contaminant that the etchant is capable of removing is stripped from the back side as well. A cleaning chemical can be used instead of an etchant in some applications to remove or dissolve the one or more thin film layers as described above.
  • [0011]
    These and other objects, features, and advantages of this invention are evident from the following description of a preferred mode for carrying out this invention, with reference to the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0012]
    [0012]FIGS. 1A, 1B, 1C, and 1D are fragmentary, cross-sectional views of a microelectronic workpiece, such as a silicon wafer, at various stages of a known sequence of processing steps in accordance with prior art.
  • [0013]
    [0013]FIGS. 2A, 2B, 2C, and 2D are fragmentary, cross-sectional views of a microelectronic workpiece, such as a silicon wafer, at various stages of a novel sequence of processing steps in accordance with this invention.
  • [0014]
    [0014]FIGS. 3 and 4 illustrate one embodiment of a reactor that can be used to implement the process of the present invention.
  • DETAILED DESCRIPTION OF ONE EMBODIMENT OF THE INVENTION
  • [0015]
    Although the process of the present invention has applicability to any process in which a processing fluid is selectively provided to or excluded from an outer margin of a workpiece, the invention will be described in connection with a sequence of processing steps for depositing one or more metallization layers or metallized structures on the workpiece. The known sequence of processing steps in accordance with the prior art begins with a silicon wafer 10, on which microelectronic devices (not shown) have been fabricated. As illustrated in FIG. 1A, the wafer 10 has a front, device side 12, a back, non-device side 14, and a beveled, outer perimeter 16. Via physical vapor deposition (sputtering) or chemical vapor deposition, a barrier layer 20 is applied over the front side 12 and over an upper portion 18 of the outer perimeter 16. A thin-film seed layer, such as a copper film 30, is applied over the barrier layer 20. Conventionally, the seed layer 30 is only deposited within the bounds of an outer margin 22 of the barrier layer 20, as illustrated in FIG. 1B. At an outer edge 32 of the seed layer, or copper film 30, one or more electrical contacts 40 to be used in providing electroplating power to the seed layer are placed in electrical contact with the copper film 30, as illustrated in FIG. 1C.
  • [0016]
    After the one or more electrical contacts 40 have been connected to the seed layer copper film 30 a further copper layer 50 from which interconnect structures and/or metallized devices are fabricated is electroplated onto the wafer 10 as illustrated in FIG. 1C. The electrical contact(s) 40 are then removed to provide the resultant multi-film structure, shown generally at 60 in FIG. 1D. Beyond an inner boundary 34 of the outer margin 32 of the copper layer 50, an annular region 62 of the front side 12 is not available for fabricating such interconnect structures or metallized devices.
  • [0017]
    The processing steps of the invention, as shown in FIGS. 2A-2D, begin with a silicon wafer 110, which is similar to the silicon wafer 10 before processing, on which microelectronic devices (not shown) have been fabricated, and which has a front, device side 112, a back, non-device side 114, and a beveled, outer perimeter 116. Via physical vapor deposition (sputtering) or chemical vapor deposition, a barrier layer 120 is applied over the front side 112 and over an upper portion 118 of the outer perimeter 116 and a thin seed layer, such as a copper film 130 is applied over the entire barrier layer 120, without exclusion from a peripheral outer margin, so as to cover the barrier layer 120 where applied over the front side 112 and over the upper portion 118 of the outer perimeter 116, as illustrated in FIG. 2B. At an outer edge 132 of the copper seed layer 130, one or more electrical contacts 140 to be used in electroplating are connected to provide electroplating power to the copper film 130, as illustrated in FIG. 2C. As illustrated, the outer edge 132 at which contact may be made for the supply of electroplating power illustrated in FIG. 2C is substantially closer to the peripheral edge than the process as illustrated in FIG. 1C.
  • [0018]
    A further copper film 150 from which metallized interconnects and/or microelectronic devices are fabricated is then applied using an electrochemical deposition process. As illustrated in FIG. 2C, the further copper film 150 is deposited inside of the outer margin 132 of the copper film 130, up to the boundary designated by 134. The electrical contact 140 is then removed leaving the resultant multi-layer structure shown generally at 160 of FIG. 2D. Metallized devices (not shown) and/or interconnects are formed by known techniques, from the resultant structure 160. After the copper layer 150 has been deposited, the seed layer 130, film 150, and/or barrier layer 120 may be removed from the outer margin 132 and, if desired peripheral edge 116 of the workpiece 110. Removal of at least layer 130 from the outer margin assists in preventing film flaking and cross-contamination problems that may occur during subsequent workpiece processing.
  • [0019]
    In accordance with the process, a liquid processing fluid is selectively applied to the outer peripheral margin of at least the front side of the workpiece. Exclusion and/or application of the processing fluid occurs by applying one or more processing fluids to the workpiece as the workpiece and corresponding reactor are spinning about an axis of rotation that is generally parallel (or antiparallel) to the vector defining the face of the workpiece being processed. The flow rate of the one or more processing fluids, fluid pressure, and/or spin rate are used to control the extent to which the processing fluid is selectively applied to the outer peripheral margin.
  • [0020]
    A reactor suitable for executing the foregoing removal process may generally be comprised of upper and lower members that define an upper chamber and a lower chamber with respect to the workpiece contained therein. A centrally disposed inlet is provided to each of the upper an lower chambers for supplying one or more processing fluids. Fluid outlets are disposed at peripheral portions of the chambers and are adapted to assist in the exclusion of one processing fluid from the outer margin of the workpiece while allowing intrusion of an etchant thereat. The upper and lower chambers are rotated together to distribute a processing fluid in the upper chamber across an upper side of the workpiece through centripetal acceleration and to distribute a processing fluid in the lower chamber across a lower side of the workpiece through centripetal acceleration. Depending upon the processes being performed, however, the processing fluids in the upper and lower chambers may be the same fluid or different fluids.
  • [0021]
    Also rather than relying on the rotation of the workpiece, the processing fluid could also be selectively driven by pumps.
  • [0022]
    Through control of the respective pressures of the processing fluids entering the respective chambers and of the rotational speed of the rotating chambers, it is possible to control the reactor to cause the processing fluid entering the inlet of the lower chamber to flow over the near side of the wafer, over the outer perimeter of the workpiece, and over an outer margin of the far side of the workpiece, and to prevent the same processing fluid from flowing over the far side except for the outer margin. The control of the fluid pressures may be achieved for example through the use of a pump for liquids, or a pressure regulator for a pressurized gas source.
  • [0023]
    The process provided by this invention can be advantageously practiced in a reactor illustrated and described in PCT/US99/05674, PCT/US99/05676, and U.S. Pat. No. 6,264,752, incorporated herein by reference.
  • [0024]
    As shown in the FIGS. 3 and 4, a reactor 1100 for processing a microelectronic workpiece, such as a silicon wafer 1010 having an upper side 1012, a lower side 1014, and an outer, circular perimeter 1016, in a micro-environment constitutes a preferred platform for the practice of the process of this invention. For certain applications, the upper side 1012 is the front side, which may be otherwise called the device side, and the lower side 1014 is the back side, which may be otherwise called the non-device side. However, for other applications, the silicon wafer 1010 is inverted.
  • [0025]
    Generally, except as disclosed herein, the reactor 1100 is similar to the reactors illustrated and described in U.S. Pat. No. 6,264,752. However, as illustrated in the drawings and described herein, the reactor 1100 is improved to be more versatile in executing select microelectronic fabrication processes.
  • [0026]
    The reactor 1100 has an upper chamber member or rotor that includes an upper chamber wall 1120 and a lower chamber member or rotor that includes a lower chamber wall 1140. These walls 1120, 1140, are arranged to open so as to permit a wafer 1010 to be loaded into the reactor 1100 for processing, by a loading and unloading mechanism (not shown) that, for example, may be in the form of a robot having an end effector. These walls 1120, 1140, are arranged to close so as to define a capsule 1160 supporting a wafer 1010 in a processing position, between these walls 1120, 1140.
  • [0027]
    The reactor 1010 has an head 1200 containing a rotor assembly 1210 supported by bearings 1124. A motor 1220 for rotating the rotor 1210, about a vertical axis A is supported in the head 1200.
  • [0028]
    The rotor assembly includes the upper rotor and a lower rotor which can be moved vertically apart, for loading and unlading, and which can be brought together, for processing a wafer. The upper rotor has an inlet 1122 in an upper chamber wall 1120 for entry of processing fluids, which may be liquid, vaporous, or gaseous. The lower rotor similarly has a lower chamber wall 1140 with an inlet 1142 for such fluids. A nozzle 1212 in the head 1200 extends axially through a sleeve 1222, so as not to interfere with the rotation of the sleeve 1222. The upper nozzle 1212 directs streams of processing fluids downwardly through the inlet 1122 of the upper chamber wall 1120.
  • [0029]
    The upper chamber wall 1120 includes an array of similar outlets 1124, which are spaced similarly at uniform angular spacings around the vertical axis A. In the disclosed embodiment, thirty-six such outlets 1124 are employed. The outlets 1124 are spaced radially apart on a circle, with each outlet at the same distance from axis A. The outlets are located near the outsde circumference of the rotors, typically about 1.5 mm in from the edge of the rotors.
  • [0030]
    When the upper and lower chamber walls 1120, 1140, are closed, they define a microenvironment reactor 1160 having an upper processing chamber 1126 that is defined by the upper chamber wall 1120 and by a first generally planar surface of the supported wafer 1010, and a lower processing chamber 1146 that is defined by the lower chamber wall 1140 and a second generally planar surface of the supported wafer opposite the first side. The upper and lower processing chambers 1126, 1146, are in fluid communication with each other in an annular region 1130 beyond the outer perimeter 16 of the supported wafer 1010 and are sealed by an annular, compressible seal (e.g. O-ring) 1132 bounding a lower portion 1134 of the annular region 1130. The seal 1132 allows processing fluids entering the lower inlet 1142 to remain under sufficient pressure to flow toward the outlets 1124.
  • [0031]
    The reactor 1100 is particularly suitable for executing a range of unique microfabrication processes. For example, reactor 1100 is particularly suited to execute a process that requires complete contact of a processing fluid at a first side of a workpiece and at only a peripheral margin portion of the second side thereof. Such processes may be realized because processing fluids entering the inlet 1142 of the lower chamber wall 1140 can act on the lower side 1014 of a supported wafer 1010, on the outer periphery 1016 of the supported wafer 1010, and on an outer margin 1018 of the upper side 1012 of the supported wafer 10 before reaching the outlets 1124, and because processing fluids entering the inlet 1122 of the upper chamber wall 1120 can act on the upper side 1012 of the supported wafer 1010, except for the outer margin 1018 of the upper side 1012, before reaching the outlets 1124.
  • [0032]
    When the reactor illustrated and described above is employed to practice the process provided by this invention for treating a silicon wafer having a front, device side, a back, non-device side, and an outer perimeter, so as to remove a thin film, such as a copper film, the silicon wafer is placed into the reactor with its back side being the lower side. An etchant capable of removing the copper is used as the processing. The etchant is delivered by a pump to the lower chamber and inert gas is used as the processing fluid entering the upper chamber. The etchant is caused to flow over the back side, over an outer perimeter of the silicon wafer, and over an outer margin of the front side, but is prevented from flowing over the front side except for the outer margin. After the etchant removes the thin film, any residual etchant is rinsed away, as with deionized water.
  • [0033]
    The processing fluid can be a mixture of an acid and an oxidizing agent.
  • [0034]
    If the thin film is a metal film, such as a copper film, a preferred etchant is a mixture of hydrofluoric acid and hydrogen peroxide, as an oxidizing agent, most preferably 0.5% hydrofluoric acid and 10% hydrogen peroxide, by volume, with the remainder being deionized water. An alternative reagent is approximately 10% sulfuric acid, although other concentrations of sulfuric acid from approximately 5% to approximately 98%, along with approximately 0% to 20% of an oxidizing agent, can be instead used to remove a metal film, such as a copper film.
  • [0035]
    The processing fluid can also be a mixture of sulfuric acid and amonium persulfate.
  • [0036]
    Other alternative reagents that can be instead used to remove a metal film, such as a copper film, include mixtures of hydrofluoric acid and a surfactant, mixtures of hydrofluoric and hydrochloric acids, mixtures of nitric and hydrofluoric acids, and EKC 5000, which is a proprietary reagent available commercially from EKC of Hayward, Calif.
  • [0037]
    When the resultant structure 160 illustrated in FIG. 2D is compared to the resultant structure 60 illustrated in FIG. 1D, it is evident that the annular region 162 not available for fabricating such interconnect structures and/or metallized components from the resultant structure 160 is smaller than the annular region 62 that is not available for fabricating such interconnect structures and/or metallized components on the resultant structure 60, all other dimensions being alike. It follows that this invention enables a greater yield of microelectronic devices from a silicon wafer of a given size. Advantageously, the process provided by this invention not only removes a thin film, such as a copper film, but also removes any contaminant, such as any copper or other metal, that the reagent is capable of solvating from the back side of the silicon wafer.
  • [0038]
    The thin film removed by the process of the present invention could also be substantially comprised of silicon nitride, silicone oxide, polysilicon, or photoresist.
  • [0039]
    Various modifications can, of course, be made without departing from the scope and spirit of the invention. The invention, therefore, should not be restricted, except by the following claims and their equivalents.
Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US3727620 *18 Mar 197017 Abr 1973Fluoroware Of California IncRinsing and drying device
US3953265 *28 Abr 197527 Abr 1976International Business Machines CorporationMeniscus-contained method of handling fluids in the manufacture of semiconductor wafers
US4113492 *8 Abr 197712 Sep 1978Fuji Photo Film Co., Ltd.Spin coating process
US4132567 *13 Oct 19772 Ene 1979Fsi CorporationApparatus for and method of cleaning and removing static charges from substrates
US4276855 *2 May 19797 Jul 1981Optical Coating Laboratory, Inc.Coating apparatus
US4286541 *26 Jul 19791 Sep 1981Fsi CorporationApplying photoresist onto silicon wafers
US4439243 *3 Ago 198227 Mar 1984Texas Instruments IncorporatedApparatus and method of material removal with fluid flow within a slot
US4439244 *3 Ago 198227 Mar 1984Texas Instruments IncorporatedApparatus and method of material removal having a fluid filled slot
US4510176 *26 Sep 19839 Abr 1985At&T Bell LaboratoriesRemoval of coating from periphery of a semiconductor wafer
US4544446 *24 Jul 19841 Oct 1985J. T. Baker Chemical Co.VLSI chemical reactor
US4557785 *27 Jun 198410 Dic 1985Fujitsu LimitedApparatus for wet processing
US4664133 *28 Jul 198612 May 1987Fsi CorporationWafer processing machine
US4732785 *26 Sep 198622 Mar 1988Motorola, Inc.Edge bead removal process for spin on films
US4750505 *25 Abr 198614 Jun 1988Dainippon Screen Mfg. Co., Ltd.Apparatus for processing wafers and the like
US4790262 *1 Oct 198613 Dic 1988Tokyo Denshi Kagaku Co., Ltd.Thin-film coating apparatus
US4838289 *25 Abr 198813 Jun 1989Texas Instruments IncorporatedApparatus and method for edge cleaning
US4903717 *9 Nov 198827 Feb 1990Sez Semiconductor-Equipment Zubehoer Fuer die Halbleiterfertigung Gesellschaft m.b.HSupport for slice-shaped articles and device for etching silicon wafers with such a support
US4982215 *30 Ago 19891 Ene 1991Kabushiki Kaisha ToshibaMethod and apparatus for creation of resist patterns by chemical development
US4982753 *6 Oct 19888 Ene 1991National Semiconductor CorporationWafer etching, cleaning and stripping apparatus
US5020200 *29 Ago 19904 Jun 1991Dainippon Screen Mfg. Co., Ltd.Apparatus for treating a wafer surface
US5032217 *11 Ago 198916 Jul 1991Dainippon Screen Mfg. Co., Ltd.System for treating a surface of a rotating wafer
US5117769 *15 Jun 19902 Jun 1992Epsilon Technology, Inc.Drive shaft apparatus for a susceptor
US5168886 *27 Mar 19898 Dic 1992Semitool, Inc.Single wafer processor
US5209180 *16 Mar 199211 May 1993Dainippon Screen Mfg. Co., Ltd.Spin coating apparatus with an upper spin plate cleaning nozzle
US5222310 *11 Ene 199129 Jun 1993Semitool, Inc.Single wafer processor with a frame
US5224503 *15 Jun 19926 Jul 1993Semitool, Inc.Centrifugal wafer carrier cleaning apparatus
US5224504 *30 Jul 19926 Jul 1993Semitool, Inc.Single wafer processor
US5324410 *2 Jul 199128 Jun 1994Robert Bosch GmbhDevice for one-sided etching of a semiconductor wafer
US5349978 *4 Jun 199327 Sep 1994Tokyo Ohka Kogyo Co., Ltd.Cleaning device for cleaning planar workpiece
US5361449 *1 Oct 19938 Nov 1994Tokyo Electron LimitedCleaning apparatus for cleaning reverse surface of semiconductor wafer
US5421893 *29 Nov 19936 Jun 1995Applied Materials, Inc.Susceptor drive and wafer displacement mechanism
US5431421 *18 Mar 199211 Jul 1995Semitool, Inc.Semiconductor processor wafer holder
US5439519 *3 Ene 19948 Ago 1995Tokyo Ohka Kogyo Co., Ltd.Solution applying apparatus
US5445172 *8 Mar 199329 Ago 1995Semitool, Inc.Wafer holder with flexibly mounted gripping fingers
US5474807 *28 Sep 199312 Dic 1995Hoya CorporationMethod for applying or removing coatings at a confined peripheral region of a substrate
US5500081 *5 Dic 199419 Mar 1996Bergman; Eric J.Dynamic semiconductor wafer processing using homogeneous chemical vapors
US5513594 *20 Oct 19937 May 1996Mcclanahan; Adolphus E.Clamp with wafer release for semiconductor wafer processing equipment
US5551986 *15 Feb 19953 Sep 1996Taxas Instruments IncorporatedMechanical scrubbing for particle removal
US5591262 *24 Mar 19957 Ene 1997Tazmo Co., Ltd.Rotary chemical treater having stationary cleaning fluid nozzle
US5608943 *22 Ago 199411 Mar 1997Tokyo Electron LimitedApparatus for removing process liquid
US5616069 *19 Dic 19951 Abr 1997Micron Technology, Inc.Directional spray pad scrubber
US5618380 *18 Dic 19958 Abr 1997Vlsi Technology, Inc.Wafer edge sealing
US5666985 *27 Abr 199516 Sep 1997International Business Machines CorporationProgrammable apparatus for cleaning semiconductor elements
US5677824 *22 Nov 199614 Oct 1997Nec CorporationElectrostatic chuck with mechanism for lifting up the peripheral of a substrate
US5678116 *4 Abr 199514 Oct 1997Dainippon Screen Mfg. Co., Ltd.Method and apparatus for drying a substrate having a resist film with a miniaturized pattern
US5688411 *8 Mar 199618 Nov 1997Tokyo Ohka Kogyo Co., Ltd.Method of and apparatus for removing coating from edge of substrate
US5718763 *4 Abr 199517 Feb 1998Tokyo Electron LimitedResist processing apparatus for a rectangular substrate
US5762708 *7 Sep 19959 Jun 1998Tokyo Electron LimitedCoating apparatus therefor
US5762751 *17 Ago 19959 Jun 1998Semitool, Inc.Semiconductor processor with wafer face protection
US5779796 *17 Dic 199614 Jul 1998Tokyo Electron LimitedResist processing method and apparatus
US5815762 *19 Jun 199729 Sep 1998Tokyo Electron LimitedProcessing apparatus and processing method
US5845662 *28 Feb 19968 Dic 1998Sumnitsch; FranzDevice for treatment of wafer-shaped articles, especially silicon wafers
US5860640 *29 Nov 199519 Ene 1999Applied Materials, Inc.Semiconductor wafer alignment member and clamp ring
US5865984 *30 Jun 19972 Feb 1999International Business Machines CorporationElectrochemical etching apparatus and method for spirally etching a workpiece
US5868866 *1 Mar 19969 Feb 1999Ebara CorporationMethod of and apparatus for cleaning workpiece
US5879577 *13 Ene 19979 Mar 1999Taiwan Semiconductor Manufacturing Company Ltd.Process for wafer peripheral edge defect reduction
US5882433 *21 May 199616 Mar 1999Tokyo Electron LimitedSpin cleaning method
US5885755 *29 Abr 199823 Mar 1999Kabushiki Kaisha ToshibaDeveloping treatment apparatus used in the process for manufacturing a semiconductor device, and method for the developing treatment
US5896877 *17 Nov 199727 Abr 1999Sez Semiconductor-Equipment Zubehor Fur Die Halbleiterfertigung AgSupport for wafer-like objects
US5897379 *19 Dic 199727 Abr 1999Sharp Microelectronics Technology, Inc.Low temperature system and method for CVD copper removal
US5916366 *6 Oct 199729 Jun 1999Dainippon Screen Mfg. Co., Ltd.Substrate spin treating apparatus
US5939139 *23 Ene 199817 Ago 1999Tokyo Electron LimitedMethod of removing coated film from substrate edge surface and apparatus for removing coated film
US5942035 *26 Jul 199624 Ago 1999Tokyo Electron LimitedSolvent and resist spin coating apparatus
US5952050 *6 Oct 199714 Sep 1999Micron Technology, Inc.Chemical dispensing system for semiconductor wafer processing
US5981354 *12 Mar 19979 Nov 1999Advanced Micro Devices, Inc.Semiconductor fabrication employing a flowable oxide to enhance planarization in a shallow trench isolation process
US5997653 *6 Oct 19977 Dic 1999Tokyo Electron LimitedMethod for washing and drying substrates
US6004631 *7 Feb 199621 Dic 1999Seiko Epson CorporationApparatus and method of removing unnecessary matter and coating process using such method
US6027602 *29 Ago 199722 Feb 2000Techpoint Pacific Singapore Pte. Ltd.Wet processing apparatus
US6056869 *4 Jun 19982 May 2000International Business Machines CorporationWafer edge deplater for chemical mechanical polishing of substrates
US6063190 *6 Abr 199916 May 2000Tokyo Electron LimitedMethod of forming coating film and apparatus therefor
US6063232 *19 Nov 199216 May 2000Enya Systems LimitedMethod and apparatus for etching an edge face of a wafer
US6079428 *30 Jul 199827 Jun 2000Tokyo Electron LimitedApparatus for removing coated film from peripheral portion of substrate
US6090205 *14 Sep 199818 Jul 2000Tokyo Electron LimitedApparatus for processing substrate
US6114254 *15 Oct 19965 Sep 2000Micron Technology, Inc.Method for removing contaminants from a semiconductor wafer
US6149729 *19 May 199821 Nov 2000Tokyo Electron LimitedFilm forming apparatus and method
US6156167 *13 Nov 19975 Dic 2000Novellus Systems, Inc.Clamshell apparatus for electrochemically treating semiconductor wafers
US6251692 *1 Sep 199926 Jun 2001Semitool, Inc.Semiconductor processing workpiece support with sensory subsystem for detection of wafers or other semiconductor workpieces
US6264752 *10 Jul 199824 Jul 2001Gary L. CurtisReactor for processing a microelectronic workpiece
US6265328 *28 Ene 199924 Jul 2001Silicon Genesis CorporationWafer edge engineering method and device
US6267853 *9 Jul 199931 Jul 2001Applied Materials, Inc.Electro-chemical deposition system
US6268289 *18 May 199831 Jul 2001Motorola Inc.Method for protecting the edge exclusion of a semiconductor wafer from copper plating through use of an edge exclusion masking layer
US6290865 *30 Nov 199818 Sep 2001Applied Materials, Inc.Spin-rinse-drying process for electroplated semiconductor wafers
US6309981 *25 Abr 200030 Oct 2001Novellus Systems, Inc.Edge bevel removal of copper from silicon wafers
US6318385 *13 Mar 199820 Nov 2001Semitool, Inc.Micro-environment chamber and system for rinsing and drying a semiconductor workpiece
US6333319 *24 Nov 199625 Dic 2001Yeda Research And Development Co., Ltd.Synthetic metal-substituted bacteriochlorophyll derivatives and use thereof
US6350319 *13 Mar 199826 Feb 2002Semitool, Inc.Micro-environment reactor for processing a workpiece
US6379782 *24 Abr 200130 Abr 2002Nec CorporationSemiconductor device formed with metal wiring on a wafer by chemical mechanical polishing, and method of manufacturing the same
US6399505 *20 Oct 19974 Jun 2002Advanced Micro Devices, Inc.Method and system for copper interconnect formation
US6413436 *10 Nov 19992 Jul 2002Semitool, Inc.Selective treatment of the surface of a microelectronic workpiece
US6423636 *19 Nov 199923 Jul 2002Applied Materials, Inc.Process sequence for improved seed layer productivity and achieving 3mm edge exclusion for a copper metalization process on semiconductor wafer
US6423642 *10 Nov 199923 Jul 2002Semitool, Inc.Reactor for processing a semiconductor wafer
US6444221 *12 Oct 19993 Sep 2002Howard K. ShapiroMethods of treating chronic inflammatory diseases using carbonyl trapping agents
US6537416 *25 Abr 200025 Mar 2003Novellus Systems, Inc.Wafer chuck for use in edge bevel removal of copper from silicon wafers
US6586342 *12 Sep 20011 Jul 2003Novellus Systems, Inc.Edge bevel removal of copper from silicon wafers
US6615854 *17 May 20009 Sep 2003Ebara CorporationWafer cleaning apparatus
US6632292 *28 Sep 200014 Oct 2003Semitool, Inc.Selective treatment of microelectronic workpiece surfaces
US6683007 *14 Mar 200027 Ene 2004Nec CorporationEtching and cleaning methods and etching and cleaning apparatus used therefor
US20010024691 *25 May 200127 Sep 2001Norio KimuraSemiconductor substrate processing apparatus and method
US20040235306 *13 Jul 200425 Nov 2004Jeng-Wei YangCleaning composition and method of washing a silicon wafer
Clasificaciones
Clasificación de EE.UU.216/13, 257/E21.309
Clasificación internacionalH01L21/3213, C23F1/18, H01L21/00
Clasificación cooperativaY10S438/963, Y10S438/928, H01L21/6708, C23F1/18, H01L21/67017, H01L21/32134
Clasificación europeaH01L21/67S2D, H01L21/67S2D8W4, H01L21/3213C2, C23F1/18