US20020191119A1 - Tuner circuit - Google Patents

Tuner circuit Download PDF

Info

Publication number
US20020191119A1
US20020191119A1 US10/216,875 US21687502A US2002191119A1 US 20020191119 A1 US20020191119 A1 US 20020191119A1 US 21687502 A US21687502 A US 21687502A US 2002191119 A1 US2002191119 A1 US 2002191119A1
Authority
US
United States
Prior art keywords
video signal
circuit
tuner
signal
video
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/216,875
Other versions
US8520148B2 (en
Inventor
Chul-min Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/216,875 priority Critical patent/US8520148B2/en
Publication of US20020191119A1 publication Critical patent/US20020191119A1/en
Application granted granted Critical
Publication of US8520148B2 publication Critical patent/US8520148B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/50Tuning indicators; Automatic tuning control
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/4446IF amplifier circuits specially adapted for B&W TV
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/765Interface circuits between an apparatus for recording and another apparatus
    • H04N5/775Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television receiver
    • H04N5/7755Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television receiver the recorder being connected to, or coupled with, the antenna of the television receiver
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/64Circuits for processing colour signals

Definitions

  • the present invention generally relates to image signal processing and image signal circuits, and, more particularly, to tuning signal processing and tuning circuits with small output drive currents exhibiting increased drive current capacitance at an output terminal.
  • a tuning circuit in a video tape recorder includes an radio frequency converter, a tuner and a demodulator.
  • a broadcasting signal received by an antenna is output to a radio frequency amplifier and an output mode switch through a distributor.
  • the RF converter includes the distributor, an output switch, and a modulator.
  • the tuner includes the RF amplifier, a mixer, and a local oscillator while the demodulator includes a surface acoustic wave (i.e., a SAW) filter, a demodulator, an output buffer, and frequently, an external buffer that is often necessary to provide a current necessary to drive some external appliances that is larger than can be obtained with the output buffer included in the integrated circuit.
  • a surface acoustic wave i.e., a SAW
  • a broadcast signal is amplified at its radio frequency, mixed with a local oscillation frequency signal of a channel predetermined by the local oscillator in order to convert the broadcast signal into an intermediate frequency.
  • the intermediate frequency is then demodulated.
  • the demodulated video signal is applied through the internal output buffer that provides a small drive current of between approximately 0.5 ⁇ 1 milli-Amperes.
  • a selection switch selects a video signal to apply to a video signal processor from between the video signal from the tuner circuit or a video input signal applied to an input video jack.
  • an externally connected circuit can be driven with a driving current of approximately 0.5 ⁇ 1 milli-Amperes; this range of amplitudes is common in integrated circuits.
  • a driving current of 10 milli-Amperes or more an external buffer must be incorporated into the tuner circuit between the output buffer in order to obtain a sufficiently large driving current from the integrated circuit.
  • the ability of the integrated tuning circuit deteriorates to the point that attenuation occurs in the high frequency signal components of the video signal, thereby markedly reduces the gain of the higher frequency characteristics of the video signal.
  • a tuning circuit and process that uses a buffer installed within an integrated circuit (IC) providing small-current drive at a video output terminal.
  • the tuning circuit has an RF converter, a tuner and a demodulator.
  • a video output signal from the buffer in the integrated circuit is input to an input circuit for processing a signal without an external buffer, and the amount of attenuation of the gain of the higher frequency components of the video signal due to the low amplitude of the small drive current improves the frequency characteristic of a video signal in the tuner circuit in proportion to the amount of attenuation.
  • FIG. 1 is a circuit diagram of a tuning circuit and its applied peripheral circuits
  • FIG. 2 is a circuit diagram of a tuner circuit and its applied peripheral circuits constructed according to the principles of the present invention for designing a tuning circuit
  • FIG. 3A is a graph illustrating that frequency characteristics of a video signal when the driving current is insufficient
  • FIG. 3B is a graph showing an increase the frequency characteristics of a video signal in considering the attenuation amount according to the process for designing a tuner circuit of the present invention
  • FIG. 4A is a graph showing the frequency characteristics of the video signal of FIG. 3B according to a change in the design of a surface acoustic wave filter
  • FIG. 4B is a graph showing the frequency characteristics of the video signal of FIG. 3B according to the design of a sound trap (SIF TRAP).
  • FIG. 5 is a circuit diagram of the sound trap of FIG. 4B.
  • FIG. 1 illustrates tuner circuit 1000 with a radio frequency converter that uses a distributor 102 , a TV/VCR switch 109 , and a modulator 110 .
  • the tuner includes a RF amplifier 103 , a mixer 104 , and a local oscillator 105 .
  • the demodulation stage includes a SAW filter 106 , a demodulator 107 , a buffer 108 , and an external buffer 111 .
  • Circuits external to tuner circuit 1000 include a tuner/jack input selection switch 112 , a video signal processor 113 , and an external output, e.g., television (TV) 114 .
  • TV television
  • the broadcasting signal received from the distributor 102 is applied to TV 114 in response to a control signal CTL 1 , and a VCR mode, i.e., video/audio signals output from the video signal processor 113 of a VCR and an audio signal processor (not shown) of a VCR is modulated to a predetermined channel by the modulator 110 , and then the modulated signal is output to the TV 114 .
  • a VCR mode i.e., video/audio signals output from the video signal processor 113 of a VCR and an audio signal processor (not shown) of a VCR is modulated to a predetermined channel by the modulator 110 , and then the modulated signal is output to the TV 114 .
  • a broadcasting, signal received by an antenna 101 is output to the RF amplifier 103 and the TV/VCR switch 109 through the distributor 102 , and the broadcasting signal output from the distributor 102 is amplified by the RF amplifier 103 .
  • a local oscillation frequency signal of a channel predetermined by the local oscillator 105 controlled by a control signal CTL 2 and the amplified broadcasting signal are mixed in the mixer 104 .
  • the mixer 104 converts the broadcasting signal to an intermediate frequency and outputs it to the demodulation portion.
  • a video signal is demodulated by the demodulation portion, and then the demodulated signal is output through the buffer 108 having a small drive current of approximately 0.5 ⁇ 1 mA.
  • the tuner/jack input selection switch 112 either a video signal output from the tuner circuit or a jack video input signal is selected by a control signal CLT 3 and the selected signal is input to the video signal processor 113 .
  • an externally connected circuit can be driven by a driving current of approximately 0.5 ⁇ 1 milli-Amperes.
  • a circuit connected to the integrated circuit having the tuner circuit requires a driving current of 10 milli-Amperes or more so that the external buffer 111 for producing a sufficient driving current must be added to the integrated circuit having the tuner circuit. If the external buffer 111 for producing the driving current is not used, the driving ability is deteriorated so that the attenuation of a high frequency signal component occurs to thereby deteriorate frequency characteristic of a video signal indicated by a dotted line of FIG. 3A.
  • a tuner circuit 2000 constructed according to the principles of the present invention includes an RF converter, a tuner, and a demodulation stage.
  • a broadcast signal received from an antenna 201 is applied to the tuner and the TV/VCR switch 209 of the RF converter through a distributor 202 .
  • the RF converter includes a distributor 202 , a TV/VCR switch 209 , and a modulator 210 .
  • the tuner includes a RF amplifier 203 , a mixer 204 , and a local oscillator 205 .
  • the demodulation stage includes a SAW filter 206 , a demodulator 207 , a buffer 208 , and a video signal level adjuster 211 .
  • Circuits external to tuner circuit 2000 include a tuner/jack input selection switch 212 , a video signal processor 213 , and an external appliance, i.e., television (TV) 214 .
  • the video jack signal is an externally generated video signal that is applied to the VCR through the input jack mounted in the rear panel of the VCR, via switch 212 .
  • Control signals CLT 1 , CLT 2 and CLT 3 maybe generated by a system controller (not shown) of the VCR that is external to the tuning circuit in response, by way of example, to a key input by a user.
  • CTL 1 is a control signal for switching the output mode of the VCR.
  • the broadcast signals received via antenna 201 are applied by switch 209 directly to television set 214 .
  • switch 209 When the output mode of switch 209 is set however, to the VCR mode, either the broadcast signals that pass through the tuner of the VCR or the video signals introduced to video signal processor 213 via the input jact of switch 212 are applied via switch 209 to television set 214 . Consequently, during the TV mode, audio and video signals transmitted by a broadcast studio are directly applied to television set 214 via the VCR, while during the VCR mode the signals are first converted to a specific channel and are then applied via switch 209 to television set 214 .
  • CTL 2 is a control signal for selecting one of a plurality of channels.
  • signal CTL 2 controls the oscillation frequency of the local oscillator in order to convert the video signal carried by only the selected broadcast channel into an intermediate frequency signal.
  • CTL 3 selects a video signal input to the VCR via the input jack, as an input signal for video signal processor 213 , in response to a key input by a user, and in default of that key input, selects the output signal from the tuning circuit to apply to signal processor 213 .
  • the broadcasting signal received from the distributor 202 is output to the TV 214 in response to a control signal CTL 1 , and a VCR mode, i.e., video/audio signals output from the video signal processor 213 of a VCR and an audio signal processor (not shown) of a VCR is modulated to a predetermined channel, e.g., 3/4CH in Korea and U.S., 1,2CH in Japan and 13CH in Taiwan, by the modulator 210 , and then the modulated signal is output to the TV 214 .
  • a VCR mode i.e., video/audio signals output from the video signal processor 213 of a VCR and an audio signal processor (not shown) of a VCR is modulated to a predetermined channel, e.g., 3/4CH in Korea and U.S., 1,2CH in Japan and 13CH in Taiwan, by the modulator 210 , and then the modulated signal is output to the TV 214 .
  • the broadcasting signal output from the distributor 202 is amplified by the RF amplifier 203 . Then, a local oscillation frequency signal of a channel predetermined by the local oscillator 205 controlled by a control signal CTL 2 and the amplified broadcasting signal are mixed in the mixer 204 .
  • the mixer 204 converts the broadcasting signal to an intermediate frequency and outputs it to the demodulation portion.
  • band characteristics of a signal are set such that a predetermined difference of gains among a picture frequency f P , a color frequency f C and a sound frequency f S is generated by the SAW filter 206 to be frequency characteristics the same as a waveform indicated by a solid line of FIG. 4A. Then, demodulation is performed by the demodulator 207 , and a frequency component of the audio signal is separated by an internal sound trap (SIF TRAP) circuit, and then the separated signal is output to the buffer 208 .
  • the buffer 208 has a small drive current of approximately 0.5 ⁇ 1 mA.
  • the level of the demodulated video signal output from an integrated circuit of a tuner circuit, including buffer 208 driven by a small current, is adjusted by resistors R 201 and R 202 of the video signal level adjuster 211 , and the signal having the adjusted level is applied to one input terminal of the tuner/jack input selection switch 212 , and a jack video input signal is applied to the other input terminal of the tuner/jack input selection switch 212 .
  • the tuner/jack input selection switch 212 either a video signal output from the tuner circuit or a jack video input signal is selected by a control signal CLT 3 and the selected signal is input to the video signal processor 213 . Also, in the video signal processor 213 , a record/reproduction signal is processed per mode, and the processed signal is output to the modulator 210 of the RF converting portion of the tuner circuit 2000 to be modulated to a channel appropriate for the country in which the tuner circuit is used, and then the modulated signal is output to the TV 214 through the TV/VCR switch 209 .
  • An audio signal is separated by a sound trap that may be included in demodulator 207 and filtered to ground.
  • the audio signal applied to modulator 210 is a signal that is output after a video signal is cut off by the video trap circuit.
  • the filter is included in the audio signal processor (not shown) and only the audio signal is filtered and processed among the signal output from SAW filter 206 of the tuner.
  • the video output signal of the buffer 208 for the tuner circuit is directly applied to the tuner/jack input selection switch 212 of an input circuit for processing a signal, without an external buffer for producing drive.
  • a device having an input impedance value, more than a predetermined value, of the tuner/jack input selection switch 212 connected to an output terminal of the tuner circuit 2000 is used. This is because the drive current is increased when the input impedance of the tuner/jack input selection switch 212 is low in view of the output terminal of the tuner circuit 2000 . Thus, when the input impedance value of the tuner/jack input selection switch 212 is increased, the drive current output from the tuner circuit 2000 can be relatively reduced. When the input impedance value of the tuner/jack input selection switch 212 is at least 30 k ⁇ or more, the drive current does not increase.
  • the printed pattern length of a printed circuit board connecting an output terminal of the buffer 208 for video drive, of the tuner circuit 2000 , to an input terminal of the tuner/jack input selection switch 212 is designed to be as short as possible. This improves the problem of attenuating a high frequency component due to a capacitive component in the pattern of the printed circuit board, when the drive capacity is less. That is, the pattern length of the printed circuit board connecting the output terminal of the video buffer 208 of the tuner circuit 2000 and the input terminal of the tuner/jack input selection switch 212 thereof is shortened, to thereby reduce the capacitance to a minimum and thus reduce the amount of attenuation of the high frequency component.
  • the lack of the drive current may cause the attenuation of signals in the high frequency band despite a design compensatory to the above problems.
  • the gain characteristic in the high frequency band is improved in accordance with the amount of attenuation caused by the lack of drive current.
  • a frequency near a color frequency f C is boosted up by a predetermined amount in accordance with the amount of attenuation in the high frequency band by designing of a SAW filter installed in the demodulation portion of the tuner circuit 2000 to increase the characteristic of the video signal at high frequency.
  • values of a ceramic filter CF 1 , a resistor R 1 and an inductance L 1 are adjusted and thus the amount of attenuation and the sharpness (Q) are adjusted as shown by the dotted line of FIG. 4B to improve the characteristic of the video signal at high frequency.
  • the solution of the input impedance of a device and the length of a printed circuit board pattern, and compensation of the frequency characteristic of a video signal in the tuner circuit enable compensation of the attenuation of a signal rapidly generated from the high frequency band without the external buffer 111 for video drive, which is required by the integrated tuner circuit of FIG. 1.
  • the frequency characteristic of a video signal can be prevented from being attenuated, using a buffer for small-current drive of an integrated circuit having a tuner circuit, to thereby reduce material cost.

Abstract

A tuner circuit and a method of designing a tuner circuit for removing a buffer circuit for video drive for increasing drive current capacitance added to an output terminal is provided, unlike a buffer for small-current drive installed in a tuner circuit. The method of designing a tuner circuit has a buffer installed in an integrated circuit (IC) of small-current drive in a video output terminal, and includes an RF converting portion, a tuning portion and a demodulation portion, in which a video output signal of the buffer in IC is input to an input circuit for processing a signal without an external buffer for drive, and the amount of attenuation of a signal at high frequency due to small drive current is measured to improve a frequency characteristic of a video signal in the tuner circuit in proportion to the amount of attenuation. Thus, an additional buffer for drive is not required, so that the number of devices is reduced, to thereby lower the material costs.

Description

    CLAIM OF PRIORITY
  • This application makes reference to, incorporates the same herein, and claims all benefits accruing under 35 U.S.C §119 from an application entitled Method Of Designing Tuner Circuit earlier filed in the Korean Industrial Property Office on the 5[0001] th day of September 1998, and there duly assigned Serial No. 98-36625 by that Office.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention generally relates to image signal processing and image signal circuits, and, more particularly, to tuning signal processing and tuning circuits with small output drive currents exhibiting increased drive current capacitance at an output terminal. [0003]
  • 2. Description of the Related Art [0004]
  • Typically, a tuning circuit in a video tape recorder (i.e., a VCR) includes an radio frequency converter, a tuner and a demodulator. A broadcasting signal received by an antenna is output to a radio frequency amplifier and an output mode switch through a distributor. The RF converter includes the distributor, an output switch, and a modulator. The tuner includes the RF amplifier, a mixer, and a local oscillator while the demodulator includes a surface acoustic wave (i.e., a SAW) filter, a demodulator, an output buffer, and frequently, an external buffer that is often necessary to provide a current necessary to drive some external appliances that is larger than can be obtained with the output buffer included in the integrated circuit. [0005]
  • In the operation of a typical tuning circuit constructed as an integrated cirucit, a broadcast signal is amplified at its radio frequency, mixed with a local oscillation frequency signal of a channel predetermined by the local oscillator in order to convert the broadcast signal into an intermediate frequency. The intermediate frequency is then demodulated. The demodulated video signal is applied through the internal output buffer that provides a small drive current of between approximately 0.5˜1 milli-Amperes. A selection switch selects a video signal to apply to a video signal processor from between the video signal from the tuner circuit or a video input signal applied to an input video jack. When the tuner circuit is constructed as an integrated circuit, an externally connected circuit can be driven with a driving current of approximately 0.5˜1 milli-Amperes; this range of amplitudes is common in integrated circuits. I have noticed that if a circuit connected to the integrated tuner circuit should happen to require a driving current of 10 milli-Amperes or more however, an external buffer must be incorporated into the tuner circuit between the output buffer in order to obtain a sufficiently large driving current from the integrated circuit. I have found that absent the external buffer, the ability of the integrated tuning circuit deteriorates to the point that attenuation occurs in the high frequency signal components of the video signal, thereby markedly reduces the gain of the higher frequency characteristics of the video signal. [0006]
  • SUMMARY OF THE INVENTION
  • It is therefore, an object of the present invention to provide an improved tuning process and video image signal tuning circuit. [0007]
  • It is another object to provide tuning signal processing and tuning circuits able to increase drive current capacitance at an output terminal. [0008]
  • It is still another object to provide a process and tuning circuit able to increase drive current capacitance at an output terminal without resort to an external buffer circuit. [0009]
  • It is yet another object to provide a process and tuning circuit able to increase drive current capacitance at an output terminal without resort to an external buffer circuit. [0010]
  • It is still yet another object to provide a process and integrated tuning circuit able to reduce attenuation of the gain of the higher frequency components of a video signal. [0011]
  • It is a further object to provide a tuning signal process and tuning circuit having a small output drive current, that exhibits increased drive current capacitance at an output terminal. [0012]
  • It is a still further object to provide a process and integrated tuning circuit using a buffer that produces a small driving current while minimizing the attenuation of the higher frequency characteristics of video signals. [0013]
  • These and other objects may be attained with a tuning circuit and process that uses a buffer installed within an integrated circuit (IC) providing small-current drive at a video output terminal. The tuning circuit has an RF converter, a tuner and a demodulator. A video output signal from the buffer in the integrated circuit is input to an input circuit for processing a signal without an external buffer, and the amount of attenuation of the gain of the higher frequency components of the video signal due to the low amplitude of the small drive current improves the frequency characteristic of a video signal in the tuner circuit in proportion to the amount of attenuation.[0014]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • A more complete appreciation of the present invention, and many of the attendant advantages thereof, will become readily apparent as the same becomes better understood by reference to the following detailed description when considered in conjunction with the accompanying drawings in which like reference symbols indicate the same or similar components, wherein: [0015]
  • FIG. 1 is a circuit diagram of a tuning circuit and its applied peripheral circuits; [0016]
  • FIG. 2 is a circuit diagram of a tuner circuit and its applied peripheral circuits constructed according to the principles of the present invention for designing a tuning circuit; [0017]
  • FIG. 3A is a graph illustrating that frequency characteristics of a video signal when the driving current is insufficient; [0018]
  • FIG. 3B is a graph showing an increase the frequency characteristics of a video signal in considering the attenuation amount according to the process for designing a tuner circuit of the present invention; [0019]
  • FIG. 4A is a graph showing the frequency characteristics of the video signal of FIG. 3B according to a change in the design of a surface acoustic wave filter; [0020]
  • FIG. 4B is a graph showing the frequency characteristics of the video signal of FIG. 3B according to the design of a sound trap (SIF TRAP); and [0021]
  • FIG. 5 is a circuit diagram of the sound trap of FIG. 4B.[0022]
  • DETAILED DESCRIPTION OF THE INVENTION
  • Turning now to the drawings, FIG. 1 illustrates [0023] tuner circuit 1000 with a radio frequency converter that uses a distributor 102, a TV/VCR switch 109, and a modulator 110. The tuner includes a RF amplifier 103, a mixer 104, and a local oscillator 105. The demodulation stage includes a SAW filter 106, a demodulator 107, a buffer 108, and an external buffer 111. Circuits external to tuner circuit 1000 include a tuner/jack input selection switch 112, a video signal processor 113, and an external output, e.g., television (TV) 114. When the TV/VCR switch 109 is switched to the TV mode, the broadcasting signal received from the distributor 102 is applied to TV 114 in response to a control signal CTL1, and a VCR mode, i.e., video/audio signals output from the video signal processor 113 of a VCR and an audio signal processor (not shown) of a VCR is modulated to a predetermined channel by the modulator 110, and then the modulated signal is output to the TV 114.
  • In the operation of the tuner circuit, a broadcasting, signal received by an [0024] antenna 101 is output to the RF amplifier 103 and the TV/VCR switch 109 through the distributor 102, and the broadcasting signal output from the distributor 102 is amplified by the RF amplifier 103. Then, a local oscillation frequency signal of a channel predetermined by the local oscillator 105 controlled by a control signal CTL2 and the amplified broadcasting signal are mixed in the mixer 104. Thus, the mixer 104 converts the broadcasting signal to an intermediate frequency and outputs it to the demodulation portion.
  • A video signal is demodulated by the demodulation portion, and then the demodulated signal is output through the [0025] buffer 108 having a small drive current of approximately 0.5˜1 mA. In the tuner/jack input selection switch 112, either a video signal output from the tuner circuit or a jack video input signal is selected by a control signal CLT3 and the selected signal is input to the video signal processor 113.
  • In an integrated circuit (IC) having the [0026] tuner circuit 1000, an externally connected circuit can be driven by a driving current of approximately 0.5˜1 milli-Amperes. A circuit connected to the integrated circuit having the tuner circuit requires a driving current of 10 milli-Amperes or more so that the external buffer 111 for producing a sufficient driving current must be added to the integrated circuit having the tuner circuit. If the external buffer 111 for producing the driving current is not used, the driving ability is deteriorated so that the attenuation of a high frequency signal component occurs to thereby deteriorate frequency characteristic of a video signal indicated by a dotted line of FIG. 3A.
  • As shown in FIG. 2, a [0027] tuner circuit 2000 constructed according to the principles of the present invention includes an RF converter, a tuner, and a demodulation stage. A broadcast signal received from an antenna 201 is applied to the tuner and the TV/VCR switch 209 of the RF converter through a distributor 202. The RF converter includes a distributor 202, a TV/VCR switch 209, and a modulator 210. The tuner includes a RF amplifier 203, a mixer 204, and a local oscillator 205. The demodulation stage includes a SAW filter 206, a demodulator 207, a buffer 208, and a video signal level adjuster 211. Circuits external to tuner circuit 2000 include a tuner/jack input selection switch 212, a video signal processor 213, and an external appliance, i.e., television (TV) 214. The video jack signal is an externally generated video signal that is applied to the VCR through the input jack mounted in the rear panel of the VCR, via switch 212.
  • Control signals CLT[0028] 1, CLT2 and CLT3 maybe generated by a system controller (not shown) of the VCR that is external to the tuning circuit in response, by way of example, to a key input by a user. CTL1 is a control signal for switching the output mode of the VCR. When, for example, a user set the output mode of the VCR to the television mode (i.e., the TV mode), the broadcast signals received via antenna 201 are applied by switch 209 directly to television set 214. When the output mode of switch 209 is set however, to the VCR mode, either the broadcast signals that pass through the tuner of the VCR or the video signals introduced to video signal processor 213 via the input jact of switch 212 are applied via switch 209 to television set 214. Consequently, during the TV mode, audio and video signals transmitted by a broadcast studio are directly applied to television set 214 via the VCR, while during the VCR mode the signals are first converted to a specific channel and are then applied via switch 209 to television set 214.
  • CTL[0029] 2 is a control signal for selecting one of a plurality of channels. When the user selects a broadcast channel through a either a key or a remote control input (not shown), signal CTL2 controls the oscillation frequency of the local oscillator in order to convert the video signal carried by only the selected broadcast channel into an intermediate frequency signal. CTL3 selects a video signal input to the VCR via the input jack, as an input signal for video signal processor 213, in response to a key input by a user, and in default of that key input, selects the output signal from the tuning circuit to apply to signal processor 213.
  • When the TV/[0030] VCR switch 209 is switched to the TV mode, the broadcasting signal received from the distributor 202 is output to the TV 214 in response to a control signal CTL1, and a VCR mode, i.e., video/audio signals output from the video signal processor 213 of a VCR and an audio signal processor (not shown) of a VCR is modulated to a predetermined channel, e.g., 3/4CH in Korea and U.S., 1,2CH in Japan and 13CH in Taiwan, by the modulator 210, and then the modulated signal is output to the TV 214.
  • Also, in the tuning portion, the broadcasting signal output from the [0031] distributor 202 is amplified by the RF amplifier 203. Then, a local oscillation frequency signal of a channel predetermined by the local oscillator 205 controlled by a control signal CTL2 and the amplified broadcasting signal are mixed in the mixer 204. Thus, the mixer 204 converts the broadcasting signal to an intermediate frequency and outputs it to the demodulation portion.
  • In the demodulation portion, band characteristics of a signal are set such that a predetermined difference of gains among a picture frequency f[0032] P, a color frequency fC and a sound frequency fS is generated by the SAW filter 206 to be frequency characteristics the same as a waveform indicated by a solid line of FIG. 4A. Then, demodulation is performed by the demodulator 207, and a frequency component of the audio signal is separated by an internal sound trap (SIF TRAP) circuit, and then the separated signal is output to the buffer 208. The buffer 208 has a small drive current of approximately 0.5˜1 mA.
  • The level of the demodulated video signal output from an integrated circuit of a tuner circuit, including [0033] buffer 208 driven by a small current, is adjusted by resistors R201 and R202 of the video signal level adjuster 211, and the signal having the adjusted level is applied to one input terminal of the tuner/jack input selection switch 212, and a jack video input signal is applied to the other input terminal of the tuner/jack input selection switch 212.
  • In the tuner/jack [0034] input selection switch 212, either a video signal output from the tuner circuit or a jack video input signal is selected by a control signal CLT3 and the selected signal is input to the video signal processor 213. Also, in the video signal processor 213, a record/reproduction signal is processed per mode, and the processed signal is output to the modulator 210 of the RF converting portion of the tuner circuit 2000 to be modulated to a channel appropriate for the country in which the tuner circuit is used, and then the modulated signal is output to the TV 214 through the TV/VCR switch 209.
  • A more detailed discussion of the audio signal processing block of the VCR is omitted from the description of the tuning circuit in the foregoing paragraphs. An audio signal is separated by a sound trap that may be included in [0035] demodulator 207 and filtered to ground. The audio signal applied to modulator 210 is a signal that is output after a video signal is cut off by the video trap circuit. The filter is included in the audio signal processor (not shown) and only the audio signal is filtered and processed among the signal output from SAW filter 206 of the tuner.
  • According to the present invention, the video output signal of the [0036] buffer 208 for the tuner circuit is directly applied to the tuner/jack input selection switch 212 of an input circuit for processing a signal, without an external buffer for producing drive.
  • Thus, when a small-current video signal is generated by the [0037] tuner circuit 2000 without an external buffer for increasing the driving current to the outside of the tuner circuit 2000 of an integrated circuit, attenuation occurs in a high frequency band of the video signal due to the capacitance component existing in a printed circuit board (PCB) pattern.
  • Here, a design method for solving the above-described problems without adding an external drive buffer to the tuner circuit will be described. [0038]
  • A device having an input impedance value, more than a predetermined value, of the tuner/jack [0039] input selection switch 212 connected to an output terminal of the tuner circuit 2000 is used. This is because the drive current is increased when the input impedance of the tuner/jack input selection switch 212 is low in view of the output terminal of the tuner circuit 2000. Thus, when the input impedance value of the tuner/jack input selection switch 212 is increased, the drive current output from the tuner circuit 2000 can be relatively reduced. When the input impedance value of the tuner/jack input selection switch 212 is at least 30 kΩ or more, the drive current does not increase.
  • By a second method, the printed pattern length of a printed circuit board connecting an output terminal of the [0040] buffer 208 for video drive, of the tuner circuit 2000, to an input terminal of the tuner/jack input selection switch 212, is designed to be as short as possible. This improves the problem of attenuating a high frequency component due to a capacitive component in the pattern of the printed circuit board, when the drive capacity is less. That is, the pattern length of the printed circuit board connecting the output terminal of the video buffer 208 of the tuner circuit 2000 and the input terminal of the tuner/jack input selection switch 212 thereof is shortened, to thereby reduce the capacitance to a minimum and thus reduce the amount of attenuation of the high frequency component.
  • The lack of the drive current may cause the attenuation of signals in the high frequency band despite a design compensatory to the above problems. Thus, to compensate the attenuation of the high frequency component, as shown by the dotted line of FIG. 3B, the gain characteristic in the high frequency band is improved in accordance with the amount of attenuation caused by the lack of drive current. [0041]
  • By a method for improving the characteristic of a video frequency, as shown by the dotted line of FIG. 4A, a frequency near a color frequency f[0042] C is boosted up by a predetermined amount in accordance with the amount of attenuation in the high frequency band by designing of a SAW filter installed in the demodulation portion of the tuner circuit 2000 to increase the characteristic of the video signal at high frequency. Also, by another method, in designing the SIF TRAP installed in the demodulation portion of the tuner circuit 2000 shown in FIG. 5, values of a ceramic filter CF1, a resistor R1 and an inductance L1 are adjusted and thus the amount of attenuation and the sharpness (Q) are adjusted as shown by the dotted line of FIG. 4B to improve the characteristic of the video signal at high frequency.
  • As described above, the solution of the input impedance of a device and the length of a printed circuit board pattern, and compensation of the frequency characteristic of a video signal in the tuner circuit enable compensation of the attenuation of a signal rapidly generated from the high frequency band without the external buffer [0043] 111 for video drive, which is required by the integrated tuner circuit of FIG. 1. Thus, the frequency characteristic of a video signal can be prevented from being attenuated, using a buffer for small-current drive of an integrated circuit having a tuner circuit, to thereby reduce material cost.

Claims (13)

What is claimed is:
1. A method of designing a tuning circuit, comprising installing a buffer within an integrated circuit exhibiting a small amplitude drive current at a video output terminal, the tuning circuit having an RF converter, a tuner and a demodulation stage, wherein a video output signal of the buffer is input to an input circuit for processing a signal without an external buffer for drive, and the amount of attenuation of a high frequency of a signal due to small drive current is measured to improve the frequency characteristic of a video signal in the tuner circuit in proportion to the amount of attenuation.
2. The method of claim 1, wherein the input circuit for processing a signal is a tuner/jack input selection switch, and the input impedance of the tuner/jack input selection switch is at least 30K(Ω) or more.
3. The method of claim 1, wherein the tuning circuit is designed to boost high frequencies near a color frequency fc of the SAW filter in the demodulation portion to improve frequency characteristic of a video signal.
4. The method of claim 1, wherein the tuning circuit is designed to adjust the attenuation and the sharpness (Q) of the sound trap (SIF TRAP) in the demodulation portion.
5. A tuner circuit comprised of an integrated circuit, said integrated circuit comprising:
means for providing a received radio frequency (RF) video signal to a tuning circuit and to a television;
said tuning circuit converting said received radio frequency (RF) video signal to an intermediate frequency (IF) video signal of a predetermined channel frequency;
a demodulator for demodulating the IF video signal and separating an audio signal from the demodulated video signal; and
a buffer having a small drive current for providing the separated demodulated video signal output from said demodulator to a video signal level adjustor for adjusting the level of the separated demodulated video signal.
6. The tuner circuit as set forth in claim 5, said means for providing a received radio frequency (RF) video signal to a tuning circuit and to a television comprising:
a distributor and a TV/VCR switch, wherein said distributer provides said RF video signal to said TV/VCR switch and to said tuning circuit, and said TV/VCR switch provides said RF video signal to said television in a television mode.
7. The tuner circuit as set forth in claim 5, said tuner circuit comprising:
an amplifier for outputting an amplified RF video signal by amplifying said RF video signal provided to said tuner circuit;
a mixer for mixing the amplified RF video signal with a local oscillation signal a demodulation portion to convert the amplified RF video signal to said IF video signal of said predetermined channel frequency; and
a SAW filter for filtering the frequency characteristics of said IF video signal and providing a filtered IF video signal to said demodulator.
8. The tuner circuit as set forth in claim 5, said demodulator comprising:
a sound trap for separating said audio signal from said IF video signal to improve the characteristics of said separated demodulated video signal at a high frequency.
9. The tuner circuit as set forth in claim 8, said sound trap comprising:
a resistor connected in series with a variable inductor and a ceramic filter coupled in parallel with said variable inductor.
10. The tuner circuit as set forth in claim 5, said video signal level adjustor comprising:
a first resistor coupled between said buffer and a node; and
a second resistor coupled between said node and a ground terminal.
11. The tuner circuit as set forth in claim 6, said video signal level adjustor comprising:
a first resistor coupled between said buffer and a node; and
a second resistor coupled between said node and a ground terminal.
12. The tuner circuit as set forth in claim 11, further comprising:
a selection switch having a first input terminal connected to said node, a second input terminal connected to receive a jack video input signal and an output terminal;
a video signal processor of a video cassette recorder connected to the output terminal of said selection switch; and
a modulator for receiving said separated audio signal and an output of said video signal processor, said modulator modulating the output of said video signal processor to a predetermined channel for output to said TV/VCR switch for output to said television.
13. The tuner circuit as set forth in claim 12, wherein said selection switch is a tuner/jack input selection switch, and the input impedance of the tuner/jack input selection switch is at least 30K(Ω).
US10/216,875 1998-09-05 2002-08-13 Tuner circuit Expired - Fee Related US8520148B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/216,875 US8520148B2 (en) 1998-09-05 2002-08-13 Tuner circuit

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1019980036625A KR100269159B1 (en) 1998-09-05 1998-09-05 Tuner Circuit Design Method
KR98-36625 1998-09-05
US09/391,614 US6483554B1 (en) 1998-09-05 1999-09-07 Tuner circuit
US10/216,875 US8520148B2 (en) 1998-09-05 2002-08-13 Tuner circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/391,614 Continuation US6483554B1 (en) 1998-09-05 1999-09-07 Tuner circuit

Publications (2)

Publication Number Publication Date
US20020191119A1 true US20020191119A1 (en) 2002-12-19
US8520148B2 US8520148B2 (en) 2013-08-27

Family

ID=19549696

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/391,614 Expired - Lifetime US6483554B1 (en) 1998-09-05 1999-09-07 Tuner circuit
US10/216,875 Expired - Fee Related US8520148B2 (en) 1998-09-05 2002-08-13 Tuner circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/391,614 Expired - Lifetime US6483554B1 (en) 1998-09-05 1999-09-07 Tuner circuit

Country Status (6)

Country Link
US (2) US6483554B1 (en)
KR (1) KR100269159B1 (en)
CN (1) CN1140116C (en)
GB (1) GB2344235B (en)
ID (1) ID23713A (en)
MY (1) MY123222A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070024762A1 (en) * 2005-07-27 2007-02-01 Orion Electric Co., Ltd. Television broadcasting receiver

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100269159B1 (en) * 1998-09-05 2000-10-16 윤종용 Tuner Circuit Design Method
KR100395562B1 (en) * 2001-10-10 2003-08-21 삼성전자주식회사 Tuner block for use in a video signal receiving apparatus, having a modulator, a tuner and IF/demodulator circuit in a casing
FR2889003A1 (en) * 2005-07-22 2007-01-26 St Microelectronics Sa AUTOMATIC ADAPTATION OF A VIDEO SOURCE TO A RECEIVER
CN101243684A (en) * 2005-08-22 2008-08-13 Nxp股份有限公司 Multi-tuner apparatus for receiving RF signals
KR100646607B1 (en) * 2006-03-22 2006-11-23 (주)공간에이엔앰건축사사무소 Structure for protecting electric switch equipment of building
KR101723815B1 (en) 2015-10-30 2017-04-10 주식회사 휴비스 Heat resisting material having gas barrier layer, manufacturing method of the same and packaging container comprising the same
KR101667999B1 (en) 2015-10-30 2016-10-21 주식회사 휴비스 Heat resisting material having excellent heat resistance and strength, manufacturing method of the same and packaging container comprising the same
CN113810749A (en) * 2020-06-12 2021-12-17 深圳市万普拉斯科技有限公司 Television tuning device and television

Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4383273A (en) * 1980-12-29 1983-05-10 Motorola, Inc. Large scale, single chip integrated circuit television receiver subsystems
US5028883A (en) * 1988-09-22 1991-07-02 Kabushiki Kaisha Toshiba Tone controller for attenuating noise in the signal generated by receiver from weak electric field, and receiver having the tone controller
US5323070A (en) * 1991-01-28 1994-06-21 Mitsubishi Denki Kabushiki Kaisha Output buffer circuit having output bouncing controlled circuits
US5453796A (en) * 1994-06-28 1995-09-26 Thomson Consumer Electronics, Inc. Signal swap apparatus for a television receiver having an HDTV main picture signal processor and an NTSC Pix-in-Pix signal processor
US5523702A (en) * 1992-04-28 1996-06-04 Kabushiki Kaisha Toshiba Sequentially switching output buffers
US5548338A (en) * 1995-06-07 1996-08-20 News American Publishing, Inc. Compression of an electronic programming guide
US5644637A (en) * 1995-09-27 1997-07-01 General Instrument Corporation Of Delaware Method and apparatus for recovering synchronizing signals in scrambled television pictures
US5706060A (en) * 1994-04-21 1998-01-06 U.S. Philips Corporation Circuit arrangement for applying an antenna signal directly to T.V. receiver and bypassing a VCR
US5737034A (en) * 1995-07-31 1998-04-07 Samsung Electronics Co., Ltd. Radio frequency modulator having an audio multiplex broadcasting function
US5737035A (en) * 1995-04-21 1998-04-07 Microtune, Inc. Highly integrated television tuner on a single microcircuit
US5774186A (en) * 1995-12-29 1998-06-30 International Business Machines Corporation Interruption tolerant video program viewing
US5986650A (en) * 1996-07-03 1999-11-16 News America Publications, Inc. Electronic television program guide schedule system and method with scan feature
US6005640A (en) * 1996-09-27 1999-12-21 Sarnoff Corporation Multiple modulation format television signal receiver system
US6046781A (en) * 1997-01-07 2000-04-04 Samsung Electronics Co., Ltd. Automatic fine tuning of TV receiver for receiving both digital and analog TV signals
US6115080A (en) * 1998-06-05 2000-09-05 Sarnoff Corporation Channel selection methodology in an ATSC/NTSC television receiver
US6118498A (en) * 1997-09-26 2000-09-12 Sarnoff Corporation Channel scanning and channel change latency reduction in an ATSC television receiver
US6131023A (en) * 1997-10-24 2000-10-10 Sharp Kabushiki Kaisha Cable modem tuner with an up-stream and a reception circuit in the same casing
US6177964B1 (en) * 1997-08-01 2001-01-23 Microtune, Inc. Broadband integrated television tuner
US6181334B1 (en) * 1991-11-25 2001-01-30 Actv, Inc. Compressed digital-data interactive program system
US6243567B1 (en) * 1997-09-30 2001-06-05 Nec Corporation Television tuner, tuner integrated circuit and method of controlling television tuner
USRE37326E1 (en) * 1994-04-12 2001-08-14 Lg Electronics HDTV receiver
US6281946B1 (en) * 1996-04-04 2001-08-28 Sony Corporation Television receiver
US6377315B1 (en) * 1998-11-12 2002-04-23 Broadcom Corporation System and method for providing a low power receiver design
US6392715B1 (en) * 1997-08-19 2002-05-21 Alps Electric Co., Ltd. UHF/VHF turner
US6448885B1 (en) * 1997-01-10 2002-09-10 Matsushita Electric Industrial Co., Ltd. Message receiving apparatus and a method of receiving a message
US6483554B1 (en) * 1998-09-05 2002-11-19 Samsung Electronics Co., Ltd. Tuner circuit
US20040004674A1 (en) * 1997-08-01 2004-01-08 Vince Birleson Dual mode tuner for co-existing digital and analog television signals

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4361854A (en) * 1980-06-02 1982-11-30 North American Philips Consumer Electronics Corp. Video switch for a VTR-compatible television receiver
JP2675550B2 (en) * 1987-03-31 1997-11-12 株式会社東芝 Intermediate frequency processing circuit
KR900003475Y1 (en) * 1987-07-31 1990-04-23 주식회사 금성사 Video signal switching circuit for vcr and television
KR970007887B1 (en) * 1994-11-30 1997-05-17 Samsung Electronics Co Ltd Tuner device for multi broadcasting receiver
JPH09181991A (en) * 1995-12-26 1997-07-11 Toshiba Corp If signal processing circuit
US5742357A (en) * 1996-04-12 1998-04-21 Wavephore, Inc. Direct data tuner

Patent Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4383273A (en) * 1980-12-29 1983-05-10 Motorola, Inc. Large scale, single chip integrated circuit television receiver subsystems
US5028883A (en) * 1988-09-22 1991-07-02 Kabushiki Kaisha Toshiba Tone controller for attenuating noise in the signal generated by receiver from weak electric field, and receiver having the tone controller
US5323070A (en) * 1991-01-28 1994-06-21 Mitsubishi Denki Kabushiki Kaisha Output buffer circuit having output bouncing controlled circuits
US6181334B1 (en) * 1991-11-25 2001-01-30 Actv, Inc. Compressed digital-data interactive program system
US5523702A (en) * 1992-04-28 1996-06-04 Kabushiki Kaisha Toshiba Sequentially switching output buffers
USRE37326E1 (en) * 1994-04-12 2001-08-14 Lg Electronics HDTV receiver
US5706060A (en) * 1994-04-21 1998-01-06 U.S. Philips Corporation Circuit arrangement for applying an antenna signal directly to T.V. receiver and bypassing a VCR
US5453796A (en) * 1994-06-28 1995-09-26 Thomson Consumer Electronics, Inc. Signal swap apparatus for a television receiver having an HDTV main picture signal processor and an NTSC Pix-in-Pix signal processor
US5737035A (en) * 1995-04-21 1998-04-07 Microtune, Inc. Highly integrated television tuner on a single microcircuit
US5548338A (en) * 1995-06-07 1996-08-20 News American Publishing, Inc. Compression of an electronic programming guide
US5737034A (en) * 1995-07-31 1998-04-07 Samsung Electronics Co., Ltd. Radio frequency modulator having an audio multiplex broadcasting function
US5644637A (en) * 1995-09-27 1997-07-01 General Instrument Corporation Of Delaware Method and apparatus for recovering synchronizing signals in scrambled television pictures
US5774186A (en) * 1995-12-29 1998-06-30 International Business Machines Corporation Interruption tolerant video program viewing
US6281946B1 (en) * 1996-04-04 2001-08-28 Sony Corporation Television receiver
US5986650A (en) * 1996-07-03 1999-11-16 News America Publications, Inc. Electronic television program guide schedule system and method with scan feature
US6005640A (en) * 1996-09-27 1999-12-21 Sarnoff Corporation Multiple modulation format television signal receiver system
US6046781A (en) * 1997-01-07 2000-04-04 Samsung Electronics Co., Ltd. Automatic fine tuning of TV receiver for receiving both digital and analog TV signals
US6448885B1 (en) * 1997-01-10 2002-09-10 Matsushita Electric Industrial Co., Ltd. Message receiving apparatus and a method of receiving a message
US6177964B1 (en) * 1997-08-01 2001-01-23 Microtune, Inc. Broadband integrated television tuner
US20040004674A1 (en) * 1997-08-01 2004-01-08 Vince Birleson Dual mode tuner for co-existing digital and analog television signals
US6725463B1 (en) * 1997-08-01 2004-04-20 Microtune (Texas), L.P. Dual mode tuner for co-existing digital and analog television signals
US7079195B1 (en) * 1997-08-01 2006-07-18 Microtune (Texas), L.P. Broadband integrated tuner
US6392715B1 (en) * 1997-08-19 2002-05-21 Alps Electric Co., Ltd. UHF/VHF turner
US6118498A (en) * 1997-09-26 2000-09-12 Sarnoff Corporation Channel scanning and channel change latency reduction in an ATSC television receiver
US6243567B1 (en) * 1997-09-30 2001-06-05 Nec Corporation Television tuner, tuner integrated circuit and method of controlling television tuner
US6131023A (en) * 1997-10-24 2000-10-10 Sharp Kabushiki Kaisha Cable modem tuner with an up-stream and a reception circuit in the same casing
US6115080A (en) * 1998-06-05 2000-09-05 Sarnoff Corporation Channel selection methodology in an ATSC/NTSC television receiver
US6483554B1 (en) * 1998-09-05 2002-11-19 Samsung Electronics Co., Ltd. Tuner circuit
US6377315B1 (en) * 1998-11-12 2002-04-23 Broadcom Corporation System and method for providing a low power receiver design

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070024762A1 (en) * 2005-07-27 2007-02-01 Orion Electric Co., Ltd. Television broadcasting receiver

Also Published As

Publication number Publication date
CN1140116C (en) 2004-02-25
MY123222A (en) 2006-05-31
US8520148B2 (en) 2013-08-27
US6483554B1 (en) 2002-11-19
ID23713A (en) 2000-05-11
CN1250310A (en) 2000-04-12
KR100269159B1 (en) 2000-10-16
GB2344235A (en) 2000-05-31
GB9920359D0 (en) 1999-11-03
KR20000018836A (en) 2000-04-06
GB2344235B (en) 2000-10-25

Similar Documents

Publication Publication Date Title
US7363648B2 (en) Cable modem tuner
US7756500B1 (en) Active inductor circuits for filtering in a cable tuner circuit
KR100248916B1 (en) Audio level equalization sound, brocadcast fm and national weather service fm radio signals
EP0470504A2 (en) Fixed RF AGC of a television tuner for FM reception in a television receiver
US6483554B1 (en) Tuner circuit
JP4235560B2 (en) Automatic gain control for tuners
KR100211412B1 (en) Interrupting the video if signal path during fm radio mode in a television receiver
KR100211411B1 (en) Information radio reception in a television receiver by synthesizing only center frequency
KR100211620B1 (en) First if filter with fixed second half-if trap for use in an radio in a television
KR910003278B1 (en) Rf converter circuit
JPH0730456A (en) Television tuner
JP3360364B2 (en) Intermediate frequency processing circuit of balanced output type tuner device
JP3101832U (en) Intermediate frequency circuit
JP3283425B2 (en) Tuner trap circuit
EP1104183A2 (en) Receiving device, and television receiver and recording and reproducing apparatus which use the device.
KR100219154B1 (en) Automatic peaking control system following gain change
JPH11243322A (en) Television receiver
JP3031077B2 (en) Electronic tuner
KR0116640Y1 (en) Picture noise reduction circuit in time receiving low electric
JP2005079698A (en) Channel selection apparatus
JPH09181623A (en) Electronic tuner
KR19980054195U (en) Booster circuit
JPS61113370A (en) Television receiver
KR19980039537A (en) Frequency band filter stage commoning device of television receiver
JPH03117177A (en) Horizontal synchronizing signal processing circuit

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20170827