US20030022459A1 - Isolation region forming methods - Google Patents

Isolation region forming methods Download PDF

Info

Publication number
US20030022459A1
US20030022459A1 US10/241,950 US24195002A US2003022459A1 US 20030022459 A1 US20030022459 A1 US 20030022459A1 US 24195002 A US24195002 A US 24195002A US 2003022459 A1 US2003022459 A1 US 2003022459A1
Authority
US
United States
Prior art keywords
layer
forming
openings
masking layer
masking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/241,950
Inventor
David Dickerson
Richard Lane
Charles Dennison
Kunal Parekh
Mark Fischer
John Zahurak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/241,950 priority Critical patent/US20030022459A1/en
Publication of US20030022459A1 publication Critical patent/US20030022459A1/en
Priority to US11/409,134 priority patent/US20060234469A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
    • H01L21/76235Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials

Definitions

  • the invention pertains to methods of forming isolation regions and can have particular application to methods of forming shallow trench isolation regions.
  • trenched isolation region will generally comprise a trench or cavity formed within the substrate and filled with an insulative material, such as, for example, silicon dioxide.
  • Trench isolation regions are commonly divided into three categories: shallow trenches (trenches less than about one micron deep); moderate depth trenches (trenches of about one to about three microns deep); and deep trenches (trenches greater than about three microns deep).
  • Wafer fragment 10 is shown at a preliminary stage of a prior art processing sequence.
  • Wafer fragment 10 comprises a semiconductive material 12 upon which is formed a layer of oxide 14 , a layer of nitride 16 , and a patterned layer of photoresist 18 .
  • Semiconductive material 12 commonly comprises monocrystalline silicon which is lightly doped with a conductivity-enhancing dopant.
  • semiconductive substrate is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials).
  • substrate refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
  • Oxide layer 14 typically comprises silicon dioxide, and nitride layer 16 typically comprises silicon nitride.
  • Nitride layer 16 is generally from about 400 Angstroms thick to about 920 Angstroms thick.
  • patterned photoresist layer 18 is used as a mask for an etching process.
  • the etch is typically conducted utilizing dry plasma conditions and CH 2 F 2 /CF 4 chemistry.
  • Such etching effectively etches both silicon nitride layer 16 and pad oxide layer 14 to form openings 20 extending therethrough. Openings 20 comprise peripheries defined by nitride sidewalls 17 and oxide sidewalls 15 .
  • the etching stops upon reaching silicon substrate 12 .
  • a second etch is conducted to extend openings 20 into silicon substrate 12 .
  • the second etch is commonly referred to as a “trench initiation etch.”
  • the trench initiation etch is typically a timed dry plasma etch utilizing CF 4 /HBr, and typically extends openings 20 to less than or equal to about 500 Angstroms into substrate 12 .
  • a purpose of the trench initiation etch can be to clean an exposed surface of silicon substrate 12 within openings 20 (i.e., to remove defects and polymer material) prior to final trenching into substrate 12 .
  • Another purpose of the trench initiation etch can be to form polymer over exposed sidewall edges 15 and 17 of oxide layer 14 11 and nitride layer 16 , respectively. Such polymer can alleviate erosion of sidewall edges 15 and 17 during subsequent etching of substrate 12 .
  • a third etch is conducted to extend openings 20 further into substrate 12 and thereby form trenches within substrate 12 .
  • Extended openings 20 comprise a periphery 22 defined by substrate 12 .
  • the third etch typically utilizes an etchant consisting entirely of HBr, and is typically a timed etch. The timing of the etch is adjusted to form trenches within substrate 12 to a desired depth. For instance, if openings 20 are to be shallow trenches, the third etch will be timed to extend openings 20 to a depth of less than or equal to about one micron.
  • photoresist layer 18 (FIG. 4) is removed and a first oxide layer 24 is thermally grown within openings 20 and along the periphery 22 (FIG. 4) defined by silicon substrate 12 .
  • the growth of oxide layer 24 can form small bird's beak regions 26 underlying sidewall edges 17 of nitride layer 16 .
  • a high density plasma oxide 28 is formed to fill openings 20 (FIG. 5) and overlie nitride layer 16 .
  • High density plasma oxide 28 merges with oxide layer 24 (FIG. 5) to form oxide plugs 30 within openings 20 (FIG. 5).
  • Oxide plugs 30 have laterally outermost peripheries 33 within openings 20 .
  • wafer fragment 10 is subjected to planarization (such as, for example, chemical-mechanical polishing) to planarize an upper surface of oxide plugs 30 .
  • planarization stops at an upper surface of nitride layer 16 .
  • nitride layer 16 is removed to expose pad oxide layer 14 between oxide plugs 30 .
  • pad oxide layer (FIG. 8) is removed.
  • the removal of the pad oxide layer leaves dips 32 at edges of oxide plugs 30 .
  • a sacrificial oxide layer 34 is grown over substrate 12 and between oxide plugs 30 .
  • sacrificial oxide layer 34 (FIG. 10) is removed. Formation and removal of sacrificial oxide layer 34 can be utilized to clean a surface of substrate 12 between oxide plugs 30 . As such surface of substrate 12 can be ultimately utilized to form an active area of a transistor device, it is desired that the surface be substantially free of defects. The removal of sacrificial oxide layer 34 can also undesirably exacerbate dips 32 .
  • a silicon dioxide layer 36 is regrown between oxide plugs 30 , and a polysilicon layer 38 is formed over oxide plugs 30 and oxide layer 36 .
  • Polysilicon layer 38 can ultimately be formed into a word line comprising transistor gate regions. Such transistor gate regions can lie between oxide plugs 30 . Plugs 30 can then function as trenched isolation regions between transistor devices. Dips 32 can undesirably result in formation of parasitic devices adjacent the transistor devices and ultimately have an effect of lowering a threshold voltage for the transistor devices. Accordingly, it would be desirable to alleviate dips 32 . Dips 32 can also interfere with subsequent fabrication processes and, for this reason as well, it would be desirable to alleviate dips 32 .
  • the invention encompasses an isolation region forming method.
  • An oxide layer is formed over a substrate.
  • a nitride layer is formed over the oxide layer.
  • the nitride layer and oxide layer have a pattern of openings extending therethrough to expose portions of the underlying substrate.
  • the exposed portions of the underlying substrate are etched to form openings extending into the substrate.
  • portions of the nitride layer are removed while leaving some of the nitride layer remaining over the substrate.
  • oxide is formed within the openings in the substrate. The oxide within the openings forms at least portions of isolation regions.
  • the invention encompasses another embodiment isolation region forming method.
  • a silicon nitride layer is formed over a substrate.
  • a masking layer is formed over the silicon nitride layer.
  • a pattern of openings is formed to extend through the masking layer and to the silicon nitride layer. The openings are extended through the silicon nitride layer to the underlying substrate.
  • the silicon nitride layer has edge regions proximate the openings and has a central region between the edge regions. The openings are extended into the underlying substrate. After extending the openings into the underlying substrate, a thickness of the silicon nitride layer is reduced at the edge regions to thin the edge regions relative to the central region.
  • Oxide is formed within the openings that are extended into the substrate. The oxide within the openings forms at least portions of isolation regions.
  • FIG. 1 is a diagrammatic, fragmentary, cross-sectional view of a semiconductor wafer fragment at a preliminary step of a prior art processing sequence.
  • FIG. 2 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 1.
  • FIG. 3 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 2.
  • FIG. 4 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 3.
  • FIG. 5 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 4.
  • FIG. 6 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 5.
  • FIG. 7 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 6.
  • FIG. 8 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 7.
  • FIG. 9 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 8.
  • FIG. 10 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 9.
  • FIG. 11 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 10.
  • FIG. 12 shows the Fig, 1 wafer fragment at a prior art processing step subsequent to that of FIG. 11.
  • FIG. 13 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a first embodiment method of the present invention.
  • the processing step illustrated in FIG. 13 is subsequent to the prior art processing step shown in FIG. 3.
  • FIG. 14 shows the FIG. 13 wafer fragment at a processing step subsequent to that of FIG. 13.
  • FIG. 15 shows the FIG. 13 wafer fragment at a processing step subsequent to that of FIG. 14.
  • FIG. 16 shows the FIG. 13 wafer fragment at a processing step subsequent to that of FIG. 15.
  • FIG. 17 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a second embodiment method of the present invention.
  • the wafer fragment of FIG. 16 is shown at a processing step subsequent to the prior art processing step of FIG. 4.
  • FIG. 18 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 17.
  • FIG. 19 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 18.
  • FIG. 20 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 19.
  • FIG. 21 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 20.
  • FIG. 22 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a third embodiment method of the present invention.
  • the wafer fragment of FIG. 20 is shown at a processing step subsequent to the prior art processing step of FIG. 4.
  • FIG. 23 shows the Fig, 22 wafer fragment at a processing step subsequent to that of FIG. 22.
  • FIG. 24 shows the FIG. 22 wafer fragment at a processing step subsequent to that of FIG. 23.
  • FIG. 25 shows the FIG. 22 wafer fragment at a processing step subsequent to that of FIG. 24.
  • FIG. 26 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a fourth embodiment method of the present invention.
  • the wafer fragment of FIG. 26 is shown at a processing step subsequent to the prior art processing step of FIG. 3.
  • FIG. 27 shows the FIG. 26 wafer fragment at a processing step subsequent to that of FIG. 26.
  • FIG. 28 shows the FIG. 26 wafer fragment at a processing step subsequent to that of FIG. 27.
  • FIG. 29 shows the FIG. 26 wafer fragment at a processing step subsequent to that of FIG. 28.
  • the present invention encompasses methods which can alleviate the dips 32 described above with reference to the prior art processing shown in FIGS. 1 - 12 .
  • a first embodiment of the present invention is described with reference to FIGS. 13 - 16 .
  • similar numbering to that utilized above in describing the prior art processing of FIGS. 1 - 12 will be used, with differences indicated by suffix “a” or by different numerals.
  • FIG. 13 illustrates a semiconductor wafer fragment 10 a at a preliminary stage of the first embodiment method. Specifically, wafer fragment 10 a is illustrated at a processing step subsequent to the prior art step of FIG. 3. Wafer fragment 10 a comprises a semiconductive substrate 12 , an oxide layer 14 , a nitride layer 16 , and a photoresist layer 18 . Openings 40 extend through oxide layer 14 and nitride layer 16 and into substrate 12 . Oxide layer 14 and nitride layer 16 ultimately function as masking layers during formation of an isolation region, and so can be referred to as a first masking layer 14 and a second masking layer 16 .
  • openings 40 can be initiated by processing identical to that described above with reference to prior art FIG. 3. Specifically, openings 20 (FIG. 3) are formed by transferring a pattern from photoresist layer 18 through first and second masking layers 14 and 16 . Openings 20 (FIG. 3) are then extended into openings 40 by etching photoresist layer 18 . Such etching reduces a horizontal width of photoresist layer 18 and thereby exposes portions of underlying second masking layer 16 .
  • the etch of photoresist layer 18 can comprise, for example, a dry etch utilizing a mixture of an oxygen-containing material and He.
  • the oxygen-containing material can comprise, for example, O 2 present in a concentration greater than or equal to about 10%.
  • the etch can be a dry etch utilizing 100% O 2 .
  • the etch will generally remove photoresist faster with higher concentrations of O 2 utilized in the etch than with lower concentrations of O 2 .
  • the above-described etch conditions can also remove polymer from exposed portions of nitride layer 16 and oxide layer 14 .
  • Such polymer is described in the “Background” section of this disclosure with reference to FIG. 3, and is described as protecting nitride sidewalls 17 and oxide sidewalls 15 during a silicon etch described with reference to FIG. 4. Accordingly, removal of such polymer layer can increase susceptibility of layers 14 and 16 to a subsequent silicon etch.
  • wafer fragment 10 a is subjected to a silicon etch, such as, for example, the HBr etch described above with reference to FIG. 4.
  • a silicon etch such as, for example, the HBr etch described above with reference to FIG. 4.
  • Such etch extends openings 40 into substrate 12 and also removes exposed portions of nitride layer 16 and oxide layer 14 . Accordingly, the etch moves a furthest lateral periphery of the second masking layer (defined by sidewalls 17 ) outward from the opening without reducing a thickness of the second masking layer.
  • openings 40 comprise a step 42 (corresponding to rounded corners) below oxide layer 14 .
  • Step 42 defines a region where a wider upper portion of an opening 40 joins to a narrower lower portion of the opening 40 .
  • photoresist layer 18 (FIG. 14) is removed and an oxide layer 44 is thermally formed within openings 40 by, for example, a process analogous to that discussed above with reference to the prior art wafer fragment of FIG. 5.
  • An exemplary process for thermally growing oxide is to expose wafer fragment 10 a to a mixture of Ar and O 2 , at a temperature of about 1050° C. and a pressure of about 1 atmosphere, for a time of from about 10 to about 15 minutes. After the formation of oxide layer 44 , subsequent processing analogous to that discussed above with reference to FIG. 6- 12 can then be conducted to form isolation regions within openings 40 .
  • FIG. 16 illustrates wafer fragment 10 a after such subsequent processing.
  • FIG. 16 shows wafer fragment 10 a after isolation regions 46 have been formed within openings 40 (FIG. 15), and after a polysilicon layer 38 is provided over the isolation regions.
  • steps 42 define an outer lateral periphery of isolation regions 46 .
  • Such outer periphery is further outward than an outward periphery 33 of isolation regions 30 of FIG. 12. Such has resulted in the alleviation (shown as elimination) of dips 32 (FIG. 12) of the prior art isolation regions.
  • FIGS. 17 - 21 A second embodiment method of the present invention is described with reference to FIGS. 17 - 21 .
  • similar numbering to that utilized in describing the prior art of FIGS. 1 - 12 will be used, with differences indicated by the suffix “b” or by different numerals.
  • a wafer fragment 10 b is illustrated at a preliminary processing step of the second embodiment method. Specifically, wafer fragment 10 b is illustrated at a processing step subsequent to the prior art step illustrated in FIG. 4, with photoresist layer 18 (FIG. 4) having been removed. Wafer fragment 10 b comprises silicon substrate 12 , oxide layer 14 , and nitride layer 16 , with layers 14 and 16 alternatively being referred to as first and second masking layers, respectively. Openings 50 extend through nitride layer 16 and oxide layer 14 , and into substrate 12 . Openings 50 can be formed in accordance with the methods described above with reference to FIG. 4 for forming openings 20 .
  • wafer fragment 10 b is exposed to a wet etch which isotropically etches nitride layer 16 relative to oxide layer 14 and silicon substrate 12 .
  • etch can comprise, for example, a dip of wafer fragment 10 b into phosphoric acid (H 3 PO 4 ) at a temperature of 150° C. and ambient pressure.
  • H 3 PO 4 phosphoric acid
  • Such dip has been found to consistently etch silicon nitride at a rate of about 55 Angstroms per minute.
  • the etch reduces a thickness of nitride layer 16 and at the same time moves sidewalls 17 of nitride layer 16 outwardly from openings 50 to widen a top portion of openings 50 .
  • Steps 52 define a location where a wider upper portion of openings 50 joins a narrower lower portion of openings 50 .
  • Steps 52 have an upper surface comprising silicon oxide of oxide layer 14 .
  • nitride layer 16 has a thickness of at least about 600 Angstroms over substrate 12 after the above-discussed phosphoric acid etch. If remaining nitride layer 16 is less than 600 Angstroms thick, it is found to be less capable of functioning as an etch stop for subsequent etching (such as the etching described with reference to prior art FIG. 7). Typically, from about 50 Angstroms to about 250 Angstroms of nitride is removed from nitride layer 16 during the phosphoric acid etch.
  • substrate 10 b is exposed to a hydrofluoric acid etchant to selectively remove portions of pad oxide layer 14 .
  • the removal of portions of pad oxide 14 drops steps 52 to an upper surface of substrate 12 .
  • wafer fragment 10 b is exposed to oxidizing conditions which form an oxide layer 56 within openings 50 .
  • Oxide layer 56 overlies steps 52 .
  • wafer fragment 10 b is exposed to subsequent processing analogous to the prior art processing described above with reference to FIGS. 6 - 12 to form isolation regions 58 and a polysilicon layer 38 overlying isolation regions 58 .
  • steps 52 define an outer lateral periphery of isolation regions 58 .
  • Such outer periphery is further outward than an outer periphery 33 of isolation regions 30 of FIG. 12.
  • Such has resulted in the alleviation (shown as elimination) of dips 32 (FIG. 12) of the prior art isolation regions.
  • FIGS. 22 - 25 A third embodiment of the invention is described with reference to FIGS. 22 - 25 .
  • similar numbering to that utilized above in describing the first two embodiments will be used, with differences indicated by the suffix “c” or by different numerals.
  • Wafer fragment 10 c is shown at a preliminary stage of the third embodiment processing.
  • Wafer fragment 10 c is shown at a processing step subsequent to that of FIG. 4, with a photoresist layer 18 (FIG. 4) having been removed.
  • Wafer fragment 10 c comprises a semiconductor substrate 12 , a pad oxide layer 14 , and a silicon nitride layer 16 , with layers 14 and 16 alternatively being referred to as first and second masking layers, respectively. Openings 60 extend through layers 16 and 14 , and into substrate 12 .
  • nitride layer 16 is subjected to a facet etch to reduce a thickness of portions of nitride layer 16 proximate edges 17 .
  • the facet etching can comprise, for example, a plasma etch utilizing argon in combination with a fluorine-containing compound (e.g., CH 2 F 2 ).
  • a fluorine-containing compound e.g., CH 2 F 2
  • the mixture of argon and fluorine-containing gas comprises less than or equal to about 5% fluorine-containing gas (by volume).
  • An exemplary pressure condition of the facet-etching is from about 2 mTorr to about 20 mTorr.
  • wafer fragment 10 c is subjected to HF etching to remove portions of oxide layer 14 from under edges 17 of nitride layer 16 .
  • the removal of the portions of oxide layer 14 leaves exposed corners 61 of an upper surface of silicon substrate 12 .
  • wafer fragment 10 c is subjected to oxidation which forms an oxide layer 62 within openings 60 .
  • the facet etching of nitride layer 16 prior to thermal oxidation results in rounding of corners 61 due to lifting of the edges of faceted nitride layer 16 .
  • the rounding of corners 61 is more pronounced than rounding of any analogous corners in the prior art processing described above with reference to FIG. 5.
  • FIG. 25 Subsequent processing analogous to the prior art processing of FIGS. 6 - 12 results in a structure shown in FIG. 25 comprising isolation regions 64 and a polysilicon layer 66 overlying isolation region 64 .
  • the faceted edges of nitride layer 16 can lead to overhanging oxide ledges (not shown) of the isolation oxide formed during application of the subsequent processing of FIGS. 6 - 12 to the structure of FIG. 24. If such overhanging oxide ledges are formed, they are preferably removed prior to formation polysilicon layer 66 .
  • Such overhanging oxide ledges can be removed by, for example, chemical-mechanical polishing of the isolation oxide.
  • FIG. 25 illustrates that rounded corners 61 have alleviated formation of dips 32 (FIG. 12) of the prior art.
  • FIGS. 26 - 29 A fourth embodiment of the present invention is described with reference to FIGS. 26 - 29 .
  • similar numbering to that utilized above in describing the first three embodiments will be used, with differences indicated by the suffix “d” or by different numerals.
  • a wafer fragment 10 d is shown at a preliminary stage of the fourth embodiment method. Specifically, wafer fragment 10 d is shown at a processing step subsequent to the prior art processing step of FIG. 3.
  • Wafer fragment 10 d comprises a substrate 12 , a pad oxide layer 14 and a nitride layer 16 , with layers 14 and 16 alternatively being referred to as first and second masking layers, respectively.
  • substrate 12 comprises a photoresist layer 18 and openings 70 extending through layers 18 , 16 and 14 , and into substrate 12 . Openings 70 can be formed by, for example, prior art methods described above for forming openings 20 of FIG. 3.
  • photoresist layer 18 is etched back by, for example, a dry etch utilizing an oxygen-containing material, such as the etch described above with reference to FIG. 13. Such etch exposes portions of nitride layer 16 , while leaving other portions covered by photoresist 18 .
  • the exposed portions of nitride layer 16 are exposed to addition etching conditions, such as, for example, a phosphoric acid etch as described above with reference to FIG. 18, to reduce a thickness of the exposed portions of the nitride layer.
  • addition etching conditions such as, for example, a phosphoric acid etch as described above with reference to FIG. 18, to reduce a thickness of the exposed portions of the nitride layer.
  • the original nitride layer had a thickness of “A” (which remains the thickness of an unetched central region of the nitride layer), and the etched portion of the nitride layer (the edge regions) has a thickness of “B”.
  • “B” is about one-half “A”.
  • the etching does not move the furthest lateral periphery of nitride layer 16 (defined by sidewall 17 ) outward from openings 70 .
  • wafer fragment 10 d is exposed to oxidizing conditions which grow an oxide layer 72 within openings 70 .
  • the thinned regions of nitride layer 16 are relatively easily lifted by the growing oxide such that “birds beaks” are formed under the thinned regions of nitride layer 16 .
  • the birds beaks are extended relative to any birds beaks formed during the prior art processing described above with reference to FIG. 5.
  • Photoresist layer 18 is removed prior to the exposure of wafer fragment 10 d to oxidizing conditions.
  • wafer fragment 10 d is exposed to subsequent processing conditions analogous to the prior art processing described above with reference to FIGS. 6 - 12 to form isolation regions 74 and polysilicon layer 38 overlying isolation regions 34 .
  • the reduced-thickness edges of nitride layer 16 can lead to overhanging oxide ledges (not shown) of the isolation oxide formed during application of the subsequent processing of FIGS. 6 - 12 to the structure of FIG. 27. If such overhanging oxide ledges are formed, they are preferably removed prior to formation polysilicon layer 38 .
  • Such overhanging oxide ledges can be removed by, for example, chemical-mechanical polishing of the isolation oxide.
  • FIGS. 26 - 29 alleviates the prior art dips 32 described above in the “Background” section (shown as elimination of dips 32 ).

Abstract

In one aspect, the invention includes an isolation region forming method comprising: a) forming an oxide layer over a substrate; b) forming a nitride layer over the oxide layer, the nitride layer and oxide layer having a pattern of openings extending therethrough to expose portions of the underlying substrate; c) etching the exposed portions of the underlying substrate to form openings extending into the substrate; d) after etching the exposed portions of the underlying substrate, removing portions of the nitride layer while leaving some of the nitride layer remaining over the substrate; and e) after removing portions of the nitride layer, forming oxide within the openings in the substrate, the oxide within the openings forming at least portions of isolation regions. In another aspect, the invention includes an isolation region forming method comprising: a) forming a silicon nitride layer over a substrate; b) forming a masking layer over the silicon nitride layer; c) forming a pattern of openings extending through the masking layer to the silicon nitride layer; d) extending the openings through the silicon nitride layer to the underlying substrate, the silicon nitride layer having edge regions proximate the openings and having a central region between the edge regions; e) extending the openings into the underlying substrate; f) after extending the openings into the underlying substrate, reducing a thickness of the silicon nitride layer at the edge regions to thin the edge regions relative to the central region; and g) forming oxide within the openings.

Description

    TECHNICAL FIELD
  • The invention pertains to methods of forming isolation regions and can have particular application to methods of forming shallow trench isolation regions. [0001]
  • BACKGROUND OF THE INVENTION
  • In modern semiconductor device applications, numerous individual devices are packed onto a single small area of a semiconductor substrate. Many of these individuals devices need to be electrically isolated from one another. One method of accomplishing such isolation is to form a trenched isolation region between adjacent devices. Such trenched isolation region will generally comprise a trench or cavity formed within the substrate and filled with an insulative material, such as, for example, silicon dioxide. Trench isolation regions are commonly divided into three categories: shallow trenches (trenches less than about one micron deep); moderate depth trenches (trenches of about one to about three microns deep); and deep trenches (trenches greater than about three microns deep). [0002]
  • Prior art methods for forming trench structures are described with reference to FIGS. [0003] 1-12. Referring to FIG. 1, a semiconductor wafer fragment 10 is shown at a preliminary stage of a prior art processing sequence. Wafer fragment 10 comprises a semiconductive material 12 upon which is formed a layer of oxide 14, a layer of nitride 16, and a patterned layer of photoresist 18. Semiconductive material 12 commonly comprises monocrystalline silicon which is lightly doped with a conductivity-enhancing dopant. To aid in interpretation of the claims that follow, the term “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
  • [0004] Oxide layer 14 typically comprises silicon dioxide, and nitride layer 16 typically comprises silicon nitride. Nitride layer 16 is generally from about 400 Angstroms thick to about 920 Angstroms thick.
  • Referring to FIG. 2, patterned [0005] photoresist layer 18 is used as a mask for an etching process. The etch is typically conducted utilizing dry plasma conditions and CH2F2/CF4 chemistry. Such etching effectively etches both silicon nitride layer 16 and pad oxide layer 14 to form openings 20 extending therethrough. Openings 20 comprise peripheries defined by nitride sidewalls 17 and oxide sidewalls 15. The etching stops upon reaching silicon substrate 12.
  • Referring to FIG. 3, a second etch is conducted to extend [0006] openings 20 into silicon substrate 12. The second etch is commonly referred to as a “trench initiation etch.” The trench initiation etch is typically a timed dry plasma etch utilizing CF4/HBr, and typically extends openings 20 to less than or equal to about 500 Angstroms into substrate 12. A purpose of the trench initiation etch can be to clean an exposed surface of silicon substrate 12 within openings 20 (i.e., to remove defects and polymer material) prior to final trenching into substrate 12. Another purpose of the trench initiation etch can be to form polymer over exposed sidewall edges 15 and 17 of oxide layer 14 11 and nitride layer 16, respectively. Such polymer can alleviate erosion of sidewall edges 15 and 17 during subsequent etching of substrate 12.
  • Referring to FIG. 4, a third etch is conducted to extend [0007] openings 20 further into substrate 12 and thereby form trenches within substrate 12. Extended openings 20 comprise a periphery 22 defined by substrate 12. The third etch typically utilizes an etchant consisting entirely of HBr, and is typically a timed etch. The timing of the etch is adjusted to form trenches within substrate 12 to a desired depth. For instance, if openings 20 are to be shallow trenches, the third etch will be timed to extend openings 20 to a depth of less than or equal to about one micron.
  • Referring to FIG. 5, photoresist layer [0008] 18 (FIG. 4) is removed and a first oxide layer 24 is thermally grown within openings 20 and along the periphery 22 (FIG. 4) defined by silicon substrate 12. The growth of oxide layer 24 can form small bird's beak regions 26 underlying sidewall edges 17 of nitride layer 16.
  • Referring to FIG. 6, a high [0009] density plasma oxide 28 is formed to fill openings 20 (FIG. 5) and overlie nitride layer 16. High density plasma oxide 28 merges with oxide layer 24 (FIG. 5) to form oxide plugs 30 within openings 20 (FIG. 5). Oxide plugs 30 have laterally outermost peripheries 33 within openings 20.
  • Referring to FIG. 7, [0010] wafer fragment 10 is subjected to planarization (such as, for example, chemical-mechanical polishing) to planarize an upper surface of oxide plugs 30. The planarization stops at an upper surface of nitride layer 16.
  • Referring to FIG. 8, [0011] nitride layer 16 is removed to expose pad oxide layer 14 between oxide plugs 30.
  • Referring to FIG. 9, pad oxide layer (FIG. 8) is removed. The removal of the pad oxide [0012] layer leaves dips 32 at edges of oxide plugs 30.
  • Referring to FIG. 10, a [0013] sacrificial oxide layer 34 is grown over substrate 12 and between oxide plugs 30.
  • Referring to FIG. 11, sacrificial oxide layer [0014] 34 (FIG. 10) is removed. Formation and removal of sacrificial oxide layer 34 can be utilized to clean a surface of substrate 12 between oxide plugs 30. As such surface of substrate 12 can be ultimately utilized to form an active area of a transistor device, it is desired that the surface be substantially free of defects. The removal of sacrificial oxide layer 34 can also undesirably exacerbate dips 32.
  • Referring to FIG. 12, a [0015] silicon dioxide layer 36 is regrown between oxide plugs 30, and a polysilicon layer 38 is formed over oxide plugs 30 and oxide layer 36. Polysilicon layer 38 can ultimately be formed into a word line comprising transistor gate regions. Such transistor gate regions can lie between oxide plugs 30. Plugs 30 can then function as trenched isolation regions between transistor devices. Dips 32 can undesirably result in formation of parasitic devices adjacent the transistor devices and ultimately have an effect of lowering a threshold voltage for the transistor devices. Accordingly, it would be desirable to alleviate dips 32. Dips 32 can also interfere with subsequent fabrication processes and, for this reason as well, it would be desirable to alleviate dips 32.
  • SUMMARY OF THE INVENTION
  • In one aspect, the invention encompasses an isolation region forming method. An oxide layer is formed over a substrate. A nitride layer is formed over the oxide layer. The nitride layer and oxide layer have a pattern of openings extending therethrough to expose portions of the underlying substrate. The exposed portions of the underlying substrate are etched to form openings extending into the substrate. After etching the exposed portions of the substrate, portions of the nitride layer are removed while leaving some of the nitride layer remaining over the substrate. After removing portions of the nitride layer, oxide is formed within the openings in the substrate. The oxide within the openings forms at least portions of isolation regions. [0016]
  • In another aspect, the invention encompasses another embodiment isolation region forming method. A silicon nitride layer is formed over a substrate. A masking layer is formed over the silicon nitride layer. A pattern of openings is formed to extend through the masking layer and to the silicon nitride layer. The openings are extended through the silicon nitride layer to the underlying substrate. The silicon nitride layer has edge regions proximate the openings and has a central region between the edge regions. The openings are extended into the underlying substrate. After extending the openings into the underlying substrate, a thickness of the silicon nitride layer is reduced at the edge regions to thin the edge regions relative to the central region. Oxide is formed within the openings that are extended into the substrate. The oxide within the openings forms at least portions of isolation regions. [0017]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Preferred embodiments of the invention are described below with reference to the following accompanying drawings. [0018]
  • FIG. 1 is a diagrammatic, fragmentary, cross-sectional view of a semiconductor wafer fragment at a preliminary step of a prior art processing sequence. [0019]
  • FIG. 2 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 1. [0020]
  • FIG. 3 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 2. [0021]
  • FIG. 4 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 3. [0022]
  • FIG. 5 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 4. [0023]
  • FIG. 6 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 5. [0024]
  • FIG. 7 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 6. [0025]
  • FIG. 8 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 7. [0026]
  • FIG. 9 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 8. [0027]
  • FIG. 10 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 9. [0028]
  • FIG. 11 shows the FIG. 1 wafer fragment at a prior art processing step subsequent to that of FIG. 10. [0029]
  • FIG. 12 shows the Fig, [0030] 1 wafer fragment at a prior art processing step subsequent to that of FIG. 11.
  • FIG. 13 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a first embodiment method of the present invention. The processing step illustrated in FIG. 13 is subsequent to the prior art processing step shown in FIG. 3. [0031]
  • FIG. 14 shows the FIG. 13 wafer fragment at a processing step subsequent to that of FIG. 13. [0032]
  • FIG. 15 shows the FIG. 13 wafer fragment at a processing step subsequent to that of FIG. 14. [0033]
  • FIG. 16 shows the FIG. 13 wafer fragment at a processing step subsequent to that of FIG. 15. [0034]
  • FIG. 17 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a second embodiment method of the present invention. The wafer fragment of FIG. 16 is shown at a processing step subsequent to the prior art processing step of FIG. 4. [0035]
  • FIG. 18 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 17. [0036]
  • FIG. 19 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 18. [0037]
  • FIG. 20 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 19. [0038]
  • FIG. 21 shows the FIG. 17 wafer fragment at a processing step subsequent to that of FIG. 20. [0039]
  • FIG. 22 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a third embodiment method of the present invention. The wafer fragment of FIG. 20 is shown at a processing step subsequent to the prior art processing step of FIG. 4. [0040]
  • FIG. 23 shows the Fig, [0041] 22 wafer fragment at a processing step subsequent to that of FIG. 22.
  • FIG. 24 shows the FIG. 22 wafer fragment at a processing step subsequent to that of FIG. 23. [0042]
  • FIG. 25 shows the FIG. 22 wafer fragment at a processing step subsequent to that of FIG. 24. [0043]
  • FIG. 26 is a schematic, fragmentary, cross-sectional view of a semiconductor wafer fragment in process according to a fourth embodiment method of the present invention. The wafer fragment of FIG. 26 is shown at a processing step subsequent to the prior art processing step of FIG. 3. [0044]
  • FIG. 27 shows the FIG. 26 wafer fragment at a processing step subsequent to that of FIG. 26. [0045]
  • FIG. 28 shows the FIG. 26 wafer fragment at a processing step subsequent to that of FIG. 27. [0046]
  • FIG. 29 shows the FIG. 26 wafer fragment at a processing step subsequent to that of FIG. 28.[0047]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8). [0048]
  • The present invention encompasses methods which can alleviate the [0049] dips 32 described above with reference to the prior art processing shown in FIGS. 1-12. A first embodiment of the present invention is described with reference to FIGS. 13-16. In describing the first embodiment, similar numbering to that utilized above in describing the prior art processing of FIGS. 1-12 will be used, with differences indicated by suffix “a” or by different numerals.
  • FIG. 13 illustrates a [0050] semiconductor wafer fragment 10 a at a preliminary stage of the first embodiment method. Specifically, wafer fragment 10 a is illustrated at a processing step subsequent to the prior art step of FIG. 3. Wafer fragment 10 a comprises a semiconductive substrate 12, an oxide layer 14, a nitride layer 16, and a photoresist layer 18. Openings 40 extend through oxide layer 14 and nitride layer 16 and into substrate 12. Oxide layer 14 and nitride layer 16 ultimately function as masking layers during formation of an isolation region, and so can be referred to as a first masking layer 14 and a second masking layer 16.
  • The formation of [0051] openings 40 can be initiated by processing identical to that described above with reference to prior art FIG. 3. Specifically, openings 20 (FIG. 3) are formed by transferring a pattern from photoresist layer 18 through first and second masking layers 14 and 16. Openings 20 (FIG. 3) are then extended into openings 40 by etching photoresist layer 18. Such etching reduces a horizontal width of photoresist layer 18 and thereby exposes portions of underlying second masking layer 16. The etch of photoresist layer 18 can comprise, for example, a dry etch utilizing a mixture of an oxygen-containing material and He. The oxygen-containing material can comprise, for example, O2 present in a concentration greater than or equal to about 10%. Alternatively, the etch can be a dry etch utilizing 100% O2. The etch will generally remove photoresist faster with higher concentrations of O2 utilized in the etch than with lower concentrations of O2. In embodiments in which masking layers 14 and 16 comprise oxide and nitride, respectively, the above-described etch conditions can also remove polymer from exposed portions of nitride layer 16 and oxide layer 14. Such polymer is described in the “Background” section of this disclosure with reference to FIG. 3, and is described as protecting nitride sidewalls 17 and oxide sidewalls 15 during a silicon etch described with reference to FIG. 4. Accordingly, removal of such polymer layer can increase susceptibility of layers 14 and 16 to a subsequent silicon etch.
  • Referring to FIG. 14, [0052] wafer fragment 10 a is subjected to a silicon etch, such as, for example, the HBr etch described above with reference to FIG. 4. Such etch extends openings 40 into substrate 12 and also removes exposed portions of nitride layer 16 and oxide layer 14. Accordingly, the etch moves a furthest lateral periphery of the second masking layer (defined by sidewalls 17) outward from the opening without reducing a thickness of the second masking layer. After the etching, openings 40 comprise a step 42 (corresponding to rounded corners) below oxide layer 14. Step 42 defines a region where a wider upper portion of an opening 40 joins to a narrower lower portion of the opening 40.
  • Referring to FIG. 15, photoresist layer [0053] 18 (FIG. 14) is removed and an oxide layer 44 is thermally formed within openings 40 by, for example, a process analogous to that discussed above with reference to the prior art wafer fragment of FIG. 5. An exemplary process for thermally growing oxide is to expose wafer fragment 10 a to a mixture of Ar and O2, at a temperature of about 1050° C. and a pressure of about 1 atmosphere, for a time of from about 10 to about 15 minutes. After the formation of oxide layer 44, subsequent processing analogous to that discussed above with reference to FIG. 6-12 can then be conducted to form isolation regions within openings 40.
  • FIG. 16 illustrates [0054] wafer fragment 10 a after such subsequent processing. Specifically, FIG. 16 shows wafer fragment 10 a after isolation regions 46 have been formed within openings 40 (FIG. 15), and after a polysilicon layer 38 is provided over the isolation regions. As shown, steps 42 define an outer lateral periphery of isolation regions 46. Such outer periphery is further outward than an outward periphery 33 of isolation regions 30 of FIG. 12. Such has resulted in the alleviation (shown as elimination) of dips 32 (FIG. 12) of the prior art isolation regions.
  • A second embodiment method of the present invention is described with reference to FIGS. [0055] 17-21. In describing the second embodiment, similar numbering to that utilized in describing the prior art of FIGS. 1-12 will be used, with differences indicated by the suffix “b” or by different numerals.
  • Referring to FIG. 17, a [0056] wafer fragment 10 b is illustrated at a preliminary processing step of the second embodiment method. Specifically, wafer fragment 10 b is illustrated at a processing step subsequent to the prior art step illustrated in FIG. 4, with photoresist layer 18 (FIG. 4) having been removed. Wafer fragment 10 b comprises silicon substrate 12, oxide layer 14, and nitride layer 16, with layers 14 and 16 alternatively being referred to as first and second masking layers, respectively. Openings 50 extend through nitride layer 16 and oxide layer 14, and into substrate 12. Openings 50 can be formed in accordance with the methods described above with reference to FIG. 4 for forming openings 20.
  • Referring to FIG. 18, [0057] wafer fragment 10 b is exposed to a wet etch which isotropically etches nitride layer 16 relative to oxide layer 14 and silicon substrate 12. Such etch can comprise, for example, a dip of wafer fragment 10 b into phosphoric acid (H3PO4) at a temperature of 150° C. and ambient pressure. Such dip has been found to consistently etch silicon nitride at a rate of about 55 Angstroms per minute. The etch reduces a thickness of nitride layer 16 and at the same time moves sidewalls 17 of nitride layer 16 outwardly from openings 50 to widen a top portion of openings 50. The nitride etch thus results in the formation of steps 52 within openings 50. Steps 52 define a location where a wider upper portion of openings 50 joins a narrower lower portion of openings 50. Steps 52 have an upper surface comprising silicon oxide of oxide layer 14.
  • Preferably, [0058] nitride layer 16 has a thickness of at least about 600 Angstroms over substrate 12 after the above-discussed phosphoric acid etch. If remaining nitride layer 16 is less than 600 Angstroms thick, it is found to be less capable of functioning as an etch stop for subsequent etching (such as the etching described with reference to prior art FIG. 7). Typically, from about 50 Angstroms to about 250 Angstroms of nitride is removed from nitride layer 16 during the phosphoric acid etch.
  • Referring to FIG. 19, [0059] substrate 10 b is exposed to a hydrofluoric acid etchant to selectively remove portions of pad oxide layer 14. The removal of portions of pad oxide 14 drops steps 52 to an upper surface of substrate 12. In some applications, it can be equally preferable to forego such pad oxide etch and proceed directly to the oxidation described with reference to FIG. 20.
  • Referring to FIG. 20, [0060] wafer fragment 10 b is exposed to oxidizing conditions which form an oxide layer 56 within openings 50. Oxide layer 56 overlies steps 52.
  • Referring to FIG. 21, [0061] wafer fragment 10 b is exposed to subsequent processing analogous to the prior art processing described above with reference to FIGS. 6-12 to form isolation regions 58 and a polysilicon layer 38 overlying isolation regions 58. As shown, steps 52 define an outer lateral periphery of isolation regions 58. Such outer periphery is further outward than an outer periphery 33 of isolation regions 30 of FIG. 12. Such has resulted in the alleviation (shown as elimination) of dips 32 (FIG. 12) of the prior art isolation regions.
  • A third embodiment of the invention is described with reference to FIGS. [0062] 22-25. In describing the third embodiment, similar numbering to that utilized above in describing the first two embodiments will be used, with differences indicated by the suffix “c” or by different numerals.
  • Referring to FIG. 22, a [0063] wafer fragment 10 c is shown at a preliminary stage of the third embodiment processing. Wafer fragment 10 c is shown at a processing step subsequent to that of FIG. 4, with a photoresist layer 18 (FIG. 4) having been removed. Wafer fragment 10 c comprises a semiconductor substrate 12, a pad oxide layer 14, and a silicon nitride layer 16, with layers 14 and 16 alternatively being referred to as first and second masking layers, respectively. Openings 60 extend through layers 16 and 14, and into substrate 12.
  • Referring to FIG. 23, [0064] nitride layer 16 is subjected to a facet etch to reduce a thickness of portions of nitride layer 16 proximate edges 17. The facet etching can comprise, for example, a plasma etch utilizing argon in combination with a fluorine-containing compound (e.g., CH2F2). Preferably, the mixture of argon and fluorine-containing gas comprises less than or equal to about 5% fluorine-containing gas (by volume). An exemplary pressure condition of the facet-etching is from about 2 mTorr to about 20 mTorr.
  • Either before or after the facet etching, [0065] wafer fragment 10 c is subjected to HF etching to remove portions of oxide layer 14 from under edges 17 of nitride layer 16. The removal of the portions of oxide layer 14 leaves exposed corners 61 of an upper surface of silicon substrate 12.
  • Referring to FIG. 24, [0066] wafer fragment 10 c is subjected to oxidation which forms an oxide layer 62 within openings 60. The facet etching of nitride layer 16 prior to thermal oxidation results in rounding of corners 61 due to lifting of the edges of faceted nitride layer 16. The rounding of corners 61 is more pronounced than rounding of any analogous corners in the prior art processing described above with reference to FIG. 5.
  • Subsequent processing analogous to the prior art processing of FIGS. [0067] 6-12 results in a structure shown in FIG. 25 comprising isolation regions 64 and a polysilicon layer 66 overlying isolation region 64. It is noted that the faceted edges of nitride layer 16 can lead to overhanging oxide ledges (not shown) of the isolation oxide formed during application of the subsequent processing of FIGS. 6-12 to the structure of FIG. 24. If such overhanging oxide ledges are formed, they are preferably removed prior to formation polysilicon layer 66. Such overhanging oxide ledges can be removed by, for example, chemical-mechanical polishing of the isolation oxide.
  • FIG. 25 illustrates that [0068] rounded corners 61 have alleviated formation of dips 32 (FIG. 12) of the prior art.
  • A fourth embodiment of the present invention is described with reference to FIGS. [0069] 26-29. In describing the fourth embodiment, similar numbering to that utilized above in describing the first three embodiments will be used, with differences indicated by the suffix “d” or by different numerals.
  • Referring to FIG. 26, a [0070] wafer fragment 10 d is shown at a preliminary stage of the fourth embodiment method. Specifically, wafer fragment 10 d is shown at a processing step subsequent to the prior art processing step of FIG. 3. Wafer fragment 10 d comprises a substrate 12, a pad oxide layer 14 and a nitride layer 16, with layers 14 and 16 alternatively being referred to as first and second masking layers, respectively. Additionally, substrate 12 comprises a photoresist layer 18 and openings 70 extending through layers 18, 16 and 14, and into substrate 12. Openings 70 can be formed by, for example, prior art methods described above for forming openings 20 of FIG. 3. After formation of openings 70, photoresist layer 18 is etched back by, for example, a dry etch utilizing an oxygen-containing material, such as the etch described above with reference to FIG. 13. Such etch exposes portions of nitride layer 16, while leaving other portions covered by photoresist 18.
  • Referring to FIG. 27, the exposed portions of [0071] nitride layer 16 are exposed to addition etching conditions, such as, for example, a phosphoric acid etch as described above with reference to FIG. 18, to reduce a thickness of the exposed portions of the nitride layer. Specifically, the original nitride layer had a thickness of “A” (which remains the thickness of an unetched central region of the nitride layer), and the etched portion of the nitride layer (the edge regions) has a thickness of “B”. Preferably, “B” is about one-half “A”. The etching does not move the furthest lateral periphery of nitride layer 16 (defined by sidewall 17) outward from openings 70.
  • Referring to FIG. 28, [0072] wafer fragment 10 d is exposed to oxidizing conditions which grow an oxide layer 72 within openings 70. The thinned regions of nitride layer 16 are relatively easily lifted by the growing oxide such that “birds beaks” are formed under the thinned regions of nitride layer 16. The birds beaks are extended relative to any birds beaks formed during the prior art processing described above with reference to FIG. 5. Photoresist layer 18 is removed prior to the exposure of wafer fragment 10 d to oxidizing conditions.
  • Referring to FIG. 29, [0073] wafer fragment 10 d is exposed to subsequent processing conditions analogous to the prior art processing described above with reference to FIGS. 6-12 to form isolation regions 74 and polysilicon layer 38 overlying isolation regions 34. It is noted that the reduced-thickness edges of nitride layer 16 can lead to overhanging oxide ledges (not shown) of the isolation oxide formed during application of the subsequent processing of FIGS. 6-12 to the structure of FIG. 27. If such overhanging oxide ledges are formed, they are preferably removed prior to formation polysilicon layer 38. Such overhanging oxide ledges can be removed by, for example, chemical-mechanical polishing of the isolation oxide.
  • The processing of FIGS. [0074] 26-29 alleviates the prior art dips 32 described above in the “Background” section (shown as elimination of dips 32).
  • In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents. [0075]

Claims (47)

1. An isolation region forming method comprising:
forming openings through first and second masking layers over a substrate, the second masking layer being over the first masking layer;
after forming the openings, removing portions of the second masking layer while leaving some of the second masking layer remaining over the substrate; and
after removing portions of the second masking layer, forming an insulative material within the etch openings, the insulative material within the etch openings forming at least portions of isolation regions.
2. The method of claim 1 wherein the first masking layer comprises silicon dioxide and the second masking layer comprises silicon nitride.
3. The method of claim 1 wherein the substrate comprises silicon and the forming insulative material comprises:
thermally growing a first silicon dioxide layer from the substrate within the openings; and
depositing a second silicon dioxide layer within the openings and over the first silicon dioxide layer.
4. The method of claim 1 wherein the removing portions of the second masking layer reduces a thickness of the second masking layer without moving a lateral periphery of the second masking layer outward from the opening.
5. The method of claim 1 wherein the removing portions of the second masking layer moves a lateral periphery of the second masking layer outward from the opening without reducing a thickness of the second masking layer.
6. The method of claim 1 wherein the removing portions of the second masking layer moves a lateral periphery of the second masking layer outward from the opening and reduces a thickness of the second masking layer.
7. The method of claim 1 further comprising forming a patterned layer of photoresist over the second masking layer before forming the openings through the first and second masking layers, the forming the openings through the first and second masking layers comprising transferring a pattern from the patterned photoresist to the first and second masking layers, at least some of the photoresist remaining over the second masking layer during the removing portions of the second masking layer.
8. The method of claim 1 further comprising:
forming a patterned layer of photoresist over the second masking layer before forming the openings through the first and second masking layers, the forming the openings through the first and second masking layers comprising transferring a pattern from the patterned photoresist to the first and second masking layers; and
removing the photoresist from over the second masking layer prior to the removing portions of the second masking layer.
9. An isolation region forming method comprising:
forming openings through first masking and second masking layers and into a substrate underlying the first and second masking layers, the second masking layer being over the first masking layer;
removing portions of the second masking layer while leaving some of the second masking layer remaining over the substrate; and
after removing portions of the second masking layer, thermally oxidizing the substrate within the openings to form an oxide layer within the openings, the oxide layer within the openings forming at least portions of isolation regions.
10. The method of claim 9 wherein the first masking layer comprises silicon dioxide and the second masking layer comprises silicon nitride.
11. The method of claim 9 wherein the substrate comprises silicon and further comprising depositing a second silicon dioxide layer within the openings and over the thermally grown oxide layer.
12. The method of claim 9 wherein the removing portions of the second masking layer reduces a thickness of the second masking layer without moving a lateral periphery of the second masking layer outward from the opening.
13. The method of claim 9 wherein the removing portions of the second masking layer moves a lateral periphery of the second masking layer outward from the opening without reducing a thickness of the second masking layer.
14. The method of claim 9 wherein the removing portions of the second masking layer moves a lateral periphery of the second masking layer outward from the opening and reduces a thickness of the second masking layer.
15. The method of claim 9 further comprising forming a patterned layer of photoresist over the second masking layer before forming the openings through the first and second masking layers, the forming the openings through the first and second masking layers comprising transferring a pattern from the patterned photoresist to the first and second masking layers, at least some of the photoresist remaining over the second masking layer during the removing portions of the second masking layer.
16. The method of claim 9 further comprising:
forming a patterned layer of photoresist over the second masking layer before forming the openings through the first and second masking layers, the forming the openings through the first and second masking layers comprising transferring a pattern from the patterned photoresist to the first and second masking layers; and
removing the photoresist from over the second masking layer prior to the removing portions of the second masking layer.
17. An isolation region forming method comprising:
forming a first masking layer over a substrate;
forming a second masking layer over the first masking layer, the first and second masking layers having a pattern of openings extending therethrough to expose portions of the underlying substrate;
etching the exposed portions of the underlying substrate to form openings extending into the substrate;
after etching the exposed portions of the underlying substrate, removing portions of the second masking layer while leaving some of the second masking layer remaining over the substrate; and
after removing portions of the second masking layer, forming an insulative material within the openings in the substrate, the insulative material within the openings forming at least portions of isolation regions.
18. The method of claim 17 wherein the first masking layer comprises silicon dioxide and the second masking layer comprises silicon nitride.
19. The method of claim 17 wherein the second masking layer comprises lateral sidewalls along the openings extending through the second masking layer, and wherein the removing portions of the second masking layer displaces the lateral sidewalls away from the openings.
20. The method of claim 17 wherein the second masking layer comprises a thickness over the first masking layer, and wherein the removing portions of the second masking layer reduces the thickness of at least some of the remaining second masking layer.
21. The method of claim 17 wherein the second masking layer comprises a thickness over the first masking layer, and wherein the removing portions of the second masking layer reduces the thickness of an entirety of the remaining second masking layer.
22. The method of claim 17 wherein the removing portions of the second masking layer comprises facet etching the second masking layer.
23. The method of claim 17 further comprising:
after removing portions of the second masking layer, etching the substrate to extend the openings formed in the substrate further into the substrate.
24. An isolation region forming method comprising:
forming a masking layer over a substrate;
forming a pattern of openings extending through the masking layer and into the underlying substrate;
after forming the openings, facet etching the first masking layer; and
after the facet etching, forming insulative material within the openings extended into the substrate, the insulative material within the openings forming at least portions of isolation regions.
25. The method of claim 24 wherein the masking layer comprises silicon nitride.
26. The method of claim 24 wherein the substrate comprises silicon and the forming insulative material comprises:
thermally growing a first silicon dioxide layer from the substrate within the openings; and
depositing a second silicon dioxide layer within the openings and over the first silicon dioxide layer.
27. An isolation region forming method comprising:
forming a masking layer over a substrate;
forming a pattern of openings extending through the masking layer and into the underlying substrate, the first masking layer having edge regions proximate the openings and having a central region between the edge regions;
after extending the openings into the underlying substrate, reducing a thickness of the first layer at the edge regions to thin the edge regions relative to the central region; and
forming insulative material within the openings extended into the substrate, the insulative material within the openings forming at least portions of isolation regions.
28. The method of claim 27 wherein the masking layer comprises silicon nitride.
29. The method of claim 27 wherein the substrate comprises silicon and the forming insulative material comprises:
thermally growing a first silicon dioxide layer from the substrate within the openings, and
depositing a second silicon dioxide layer within the openings and over the first silicon dioxide layer.
30. The method of claim 27 further comprising forming a patterned photoresist layer over the masking layer, and wherein the forming openings comprises transferring a pattern from the patterned photoresist layer to the masking layer, the reducing the thickness of the silicon nitride layer at the edge regions comprising:
removing a portion of the photoresist overlying the masking layer edge regions while leaving another portion of the photoresist overlying the masking layer central region; and
after removing the portion of the photoresist, and while said other portion of the photoresist is over the masking layer central region, exposing the masking layer to etching conditions which reduce the thickness of the masking layer at the edge regions.
31. An isolation region forming method comprising:
forming a silicon nitride layer over a substrate, the silicon nitride layer having a pattern of openings extending therethrough to expose portions of the underlying substrate;
etching the exposed portions of the underlying substrate to form openings extending into the substrate;
after etching the exposed portions of the underlying substrate, wet etching the silicon nitride layer to remove portions the silicon nitride layer while leaving other portions of the silicon nitride layer over the substrate; and
after the wet etching, forming oxide within the openings in the substrate, the oxide within the openings forming at least portions of isolation regions.
32. The method of claim 31 further comprising:
forming a silicon oxide layer over the substrate; and
the forming the silicon nitride layer comprising forming the silicon nitride layer over the silicon oxide layer.
33. The method of claim 31 wherein said other portions of the silicon nitride layer have a thickness of at least about 600 Å after the wet etching.
34. The method of claim 31 the wet etching comprises exposing the silicon nitride layer to phosphoric acid.
35. An isolation region forming method comprising:
forming a silicon nitride layer over a substrate;
forming a masking layer over the silicon nitride layer;
forming a pattern of openings extending through the masking layer to the silicon nitride layer;
extending the openings through the silicon nitride layer to the underlying substrate with a first etch, the silicon nitride layer comprising edge regions proximate the openings and having a central region between the edge regions;
extending the openings into the underlying substrate with a second etch, the second etch forming a polymer over the edge regions;
after extending the openings into the underlying substrate, exposing the silicon nitride layer and masking layer to dry etching conditions to remove the polymer from the edges of the silicon nitride layer and to remove portions of the masking layer while leaving other portions of the masking layer remaining over the silicon nitride layer;
after the dry etching, further extending the openings into the substrate; and
after the further extending, forming oxide within the openings in the substrate, the oxide within the openings forming at least portions of isolation regions.
36. The method of claim 35 wherein the second etch comprises different conditions than the first etch.
37. The method of claim 35 wherein the second etch comprises a dry plasma etch utilizing CF4/HBr and the first etch comprises a dry plasma etch utilizing at least one of CF4 and CH2F2.
38. The method of claim 35 further comprising:
forming a silicon oxide layer over the substrate; and
the forming the silicon nitride layer comprising forming the silicon nitride layer over the silicon oxide layer.
39. The method of claim 35 wherein the dry etching comprises exposing the silicon nitride layer and masking layer to an oxygen-containing gas.
40. The method of claim 35 wherein the masking layer comprises photoresist and the dry etching comprises exposing the silicon nitride layer and masking layer to an oxygen-containing gas.
41. The method of claim 35 wherein the dry etching comprises exposing the silicon nitride layer and masking layer to O2.
42. An isolation region forming method comprising:
forming a silicon nitride layer over a substrate;
forming a masking layer over the silicon nitride layer;
forming a pattern of openings extending through the masking layer to the silicon nitride layer;
extending the openings through the silicon nitride layer to the underlying substrate, the silicon nitride layer having edge regions proximate the openings and having a central region between the edge regions;
extending the openings into the underlying substrate;
after extending the openings into the underlying substrate, reducing a thickness of the silicon nitride layer at the edge regions to thin the edge regions relative to the central region; and
forming oxide within the openings extended into the substrate, the oxide within the openings forming at least portions of isolation regions.
43. The method of claim 42 further comprising forming a silicon oxide layer over the substrate, the forming the silicon nitride layer comprising forming the silicon nitride layer over the silicon oxide layer.
44. The method of claim 42 wherein a thickness of the central region is substantially unchanged as the thickness of the edge regions is reduced.
45. The method of claim 42 wherein the reducing the thickness of the silicon nitride layer at the edge regions comprises:
removing a portion of the masking layer overlying the silicon nitride layer edge regions while leaving another portion of the masking layer overlying the silicon nitride central region; and
after removing the portion of the masking layer, and while said other portion of the masking layer is over the silicon nitride central region, exposing the silicon nitride layer to etching conditions which reduce the thickness of the silicon nitride layer at the edge regions.
46. The method of claim 45 wherein the etching conditions anisotropically etch the silicon nitride layer.
47. The method of claim 42 wherein the reducing the thickness of the silicon nitride layer at the edge regions comprises:
removing the masking layer; and
facet etching the silicon nitride layer to form faceted edges at the edge regions. 48. The method of claim 42 further comprising:
forming a silicon oxide layer over the substrate;
the forming the silicon nitride layer comprising forming the silicon nitride layer over the silicon oxide layer;
after forming the silicon nitride layer and extending the openings into the underlying substrate, removing a portion of the silicon oxide layer underlying the silicon nitride layer edge regions to undercut the edge regions; and
the reducing the thickness of the silicon nitride layer at the edge regions comprising:
removing the masking layer; and
facet etching the silicon nitride layer to form faceted edges at the edge regions.
US10/241,950 1998-09-03 2002-09-11 Isolation region forming methods Abandoned US20030022459A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/241,950 US20030022459A1 (en) 1998-09-03 2002-09-11 Isolation region forming methods
US11/409,134 US20060234469A1 (en) 1998-09-03 2006-04-21 A method of forming semiconductor structures

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/146,838 US6372601B1 (en) 1998-09-03 1998-09-03 Isolation region forming methods
US10/071,456 US20020089034A1 (en) 1998-09-03 2002-02-08 Isolating region forming methods
US10/241,950 US20030022459A1 (en) 1998-09-03 2002-09-11 Isolation region forming methods

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/071,456 Division US20020089034A1 (en) 1998-09-03 2002-02-08 Isolating region forming methods

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/409,134 Division US20060234469A1 (en) 1998-09-03 2006-04-21 A method of forming semiconductor structures

Publications (1)

Publication Number Publication Date
US20030022459A1 true US20030022459A1 (en) 2003-01-30

Family

ID=22519189

Family Applications (11)

Application Number Title Priority Date Filing Date
US09/146,838 Expired - Fee Related US6372601B1 (en) 1998-09-03 1998-09-03 Isolation region forming methods
US09/520,739 Expired - Fee Related US6329267B1 (en) 1998-09-03 2000-03-07 Isolation region forming methods
US09/521,095 Expired - Fee Related US6406977B2 (en) 1998-09-03 2000-03-07 Isolation region forming methods
US09/520,288 Expired - Lifetime US6238999B1 (en) 1998-09-03 2000-03-07 Isolation region forming methods
US09/785,857 Abandoned US20010009798A1 (en) 1998-09-03 2001-02-09 Isolation region forming methods
US10/071,456 Abandoned US20020089034A1 (en) 1998-09-03 2002-02-08 Isolating region forming methods
US10/076,684 Expired - Fee Related US6593206B2 (en) 1998-09-03 2002-02-14 Isolation region forming methods
US10/241,923 Expired - Lifetime US6710420B2 (en) 1998-09-03 2002-09-11 Semiconductor construction of a trench
US10/241,950 Abandoned US20030022459A1 (en) 1998-09-03 2002-09-11 Isolation region forming methods
US10/799,794 Expired - Fee Related US6967146B2 (en) 1998-09-03 2004-03-11 Isolation region forming methods
US11/409,134 Abandoned US20060234469A1 (en) 1998-09-03 2006-04-21 A method of forming semiconductor structures

Family Applications Before (8)

Application Number Title Priority Date Filing Date
US09/146,838 Expired - Fee Related US6372601B1 (en) 1998-09-03 1998-09-03 Isolation region forming methods
US09/520,739 Expired - Fee Related US6329267B1 (en) 1998-09-03 2000-03-07 Isolation region forming methods
US09/521,095 Expired - Fee Related US6406977B2 (en) 1998-09-03 2000-03-07 Isolation region forming methods
US09/520,288 Expired - Lifetime US6238999B1 (en) 1998-09-03 2000-03-07 Isolation region forming methods
US09/785,857 Abandoned US20010009798A1 (en) 1998-09-03 2001-02-09 Isolation region forming methods
US10/071,456 Abandoned US20020089034A1 (en) 1998-09-03 2002-02-08 Isolating region forming methods
US10/076,684 Expired - Fee Related US6593206B2 (en) 1998-09-03 2002-02-14 Isolation region forming methods
US10/241,923 Expired - Lifetime US6710420B2 (en) 1998-09-03 2002-09-11 Semiconductor construction of a trench

Family Applications After (2)

Application Number Title Priority Date Filing Date
US10/799,794 Expired - Fee Related US6967146B2 (en) 1998-09-03 2004-03-11 Isolation region forming methods
US11/409,134 Abandoned US20060234469A1 (en) 1998-09-03 2006-04-21 A method of forming semiconductor structures

Country Status (5)

Country Link
US (11) US6372601B1 (en)
JP (1) JP2003507879A (en)
KR (1) KR100403837B1 (en)
AU (1) AU5701999A (en)
WO (1) WO2000014797A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8143168B2 (en) 2004-10-13 2012-03-27 Semiconductor Energy Laboratory Co., Ltd. Etching method and manufacturing method of semiconductor device

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6274498B1 (en) * 1998-09-03 2001-08-14 Micron Technology, Inc. Methods of forming materials within openings, and method of forming isolation regions
US6372601B1 (en) * 1998-09-03 2002-04-16 Micron Technology, Inc. Isolation region forming methods
CN100559564C (en) 1999-03-03 2009-11-11 尔必达存储器株式会社 Semiconductor device and manufacture method thereof
JP3917327B2 (en) * 1999-06-01 2007-05-23 株式会社ルネサステクノロジ Method and apparatus for manufacturing semiconductor device
US6391729B1 (en) * 2000-03-09 2002-05-21 Advanced Micro Devices, Inc. Shallow trench isolation formation to eliminate poly stringer with controlled step height and corner rounding
WO2002023624A2 (en) * 2000-09-14 2002-03-21 Infineon Technologies North America Corp. Field effect transistor and method of fabrication
JP5058406B2 (en) * 2000-10-31 2012-10-24 ローム株式会社 Manufacturing method of semiconductor device
US6723616B2 (en) * 2001-09-27 2004-04-20 Texas Instruments Incorporated Process of increasing screen dielectric thickness
US7439141B2 (en) * 2001-12-27 2008-10-21 Spansion, Llc Shallow trench isolation approach for improved STI corner rounding
US6461936B1 (en) * 2002-01-04 2002-10-08 Infineon Technologies Ag Double pullback method of filling an isolation trench
US7105899B2 (en) * 2002-01-17 2006-09-12 Micron Technology, Inc. Transistor structure having reduced transistor leakage attributes
US6599205B1 (en) * 2002-02-07 2003-07-29 Ryan F. Andrews Combination ball marker and turf repair golf tool promotional device
US20030186555A1 (en) * 2002-03-26 2003-10-02 Ming-Chung Liang Utilizing chemical dry etching for forming rounded corner in shallow trench isolation process
US6716719B2 (en) 2002-05-29 2004-04-06 Micron Technology, Inc. Method of forming biasable isolation regions using epitaxially grown silicon between the isolation regions
KR100535024B1 (en) * 2002-07-18 2005-12-07 주식회사 하이닉스반도체 Method for forming a word line of semiconductor device
DE10234699A1 (en) * 2002-07-30 2004-02-12 Advanced Micro Devices, Inc., Sunnyvale Production of a trench isolation in a semiconductor component comprises forming a trench in the substrate, depositing a semiconductor layer in the trench, converting partially into an oxide and filling with an insulating material
US7015113B2 (en) * 2004-04-01 2006-03-21 Micron Technology, Inc. Methods of forming trench isolation regions
US7268082B2 (en) * 2004-04-30 2007-09-11 International Business Machines Corporation Highly selective nitride etching employing surface mediated uniform reactive layer films
JP4579611B2 (en) * 2004-07-26 2010-11-10 株式会社日立ハイテクノロジーズ Dry etching method
JP4855036B2 (en) * 2004-10-13 2012-01-18 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
KR20060076099A (en) * 2004-12-29 2006-07-04 동부일렉트로닉스 주식회사 Method for rounding corner of shallow trench isolation in semiconductor device
KR100672155B1 (en) * 2005-05-30 2007-01-19 주식회사 하이닉스반도체 Method of forming a Isolation in a semiconductor device
US7375004B2 (en) * 2006-03-10 2008-05-20 Micron Technology, Inc. Method of making an isolation trench and resulting isolation trench
KR100753155B1 (en) * 2006-05-09 2007-08-30 삼성전자주식회사 Semiconductor device and methods of forming the same
KR100801706B1 (en) * 2006-10-25 2008-02-11 삼성전자주식회사 Fabrication methods of a semiconductor device having multi-gate dielectric layers and semiconductor devices fabricated thereby
KR100831260B1 (en) * 2006-12-29 2008-05-22 동부일렉트로닉스 주식회사 Method for forming corner rounding in trench isolation
KR100856315B1 (en) * 2007-06-22 2008-09-03 주식회사 동부하이텍 Method of manufacturing semiconductor device
FR3051973B1 (en) 2016-05-24 2018-10-19 X-Fab France PROCESS FOR FORMING TRANSISTORS PDSOI AND FDSOI ON THE SAME SUBSTRATE
FR3098645A1 (en) * 2019-07-11 2021-01-15 Commissariat A L'energie Atomique Et Aux Energies Alternatives Trench forming process

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5248350A (en) * 1990-11-30 1993-09-28 Ncr Corporation Structure for improving gate oxide integrity for a semiconductor formed by a recessed sealed sidewall field oxidation process
US5607543A (en) * 1995-04-28 1997-03-04 Lucent Technologies Inc. Integrated circuit etching
US6010947A (en) * 1996-07-16 2000-01-04 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing
US6027982A (en) * 1999-02-05 2000-02-22 Chartered Semiconductor Manufacturing Ltd. Method to form shallow trench isolation structures with improved isolation fill and surface planarity
US6087273A (en) * 1997-01-22 2000-07-11 Micron Technology, Inc. Process for selectively etching silicon nitride in the presence of silicon oxide
US6100160A (en) * 1998-02-17 2000-08-08 Texas Instruments Incorporated Oxide etch barrier formed by nitridation
US6309949B1 (en) * 1997-12-12 2001-10-30 Advanced Micro Devices, Inc. Semiconductor isolation process to minimize weak oxide problems
US6368941B1 (en) * 2000-11-08 2002-04-09 United Microelectronics Corp. Fabrication of a shallow trench isolation by plasma oxidation
US6368970B1 (en) * 2000-08-24 2002-04-09 Infineon Technologies Ag Semiconductor configuration and corresponding production process
US6406977B2 (en) * 1998-09-03 2002-06-18 Micron Technology, Inc. Isolation region forming methods
US6420268B2 (en) * 1998-09-03 2002-07-16 Micron Technology, Inc. Methods of forming materials within openings, and methods of forming isolation regions
US6486038B1 (en) * 2001-03-12 2002-11-26 Advanced Micro Devices Method for and device having STI using partial etch trench bottom liner
US6599810B1 (en) * 1998-11-05 2003-07-29 Advanced Micro Devices, Inc. Shallow trench isolation formation with ion implantation
US6683004B1 (en) * 1999-11-25 2004-01-27 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device, and semiconductor device manufactured thereby
US6717231B2 (en) * 1999-01-11 2004-04-06 Samsung Electronics Co., Ltd. Trench isolation regions having recess-inhibiting layers therein that protect against overetching

Family Cites Families (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US598356A (en) * 1898-02-01 Bicycle-step
US4534826A (en) 1983-12-29 1985-08-13 Ibm Corporation Trench etch process for dielectric isolation
US4533430A (en) * 1984-01-04 1985-08-06 Advanced Micro Devices, Inc. Process for forming slots having near vertical sidewalls at their upper extremities
US4663832A (en) 1984-06-29 1987-05-12 International Business Machines Corporation Method for improving the planarity and passivation in a semiconductor isolation trench arrangement
FR2610141B1 (en) * 1987-01-26 1990-01-19 Commissariat Energie Atomique CMOS INTEGRATED CIRCUIT AND METHOD FOR MANUFACTURING ELECTRICAL ISOLATION AREAS IN THIS CIRCUIT
US5258332A (en) * 1987-08-28 1993-11-02 Kabushiki Kaisha Toshiba Method of manufacturing semiconductor devices including rounding of corner portions by etching
JP3176072B2 (en) * 1991-01-16 2001-06-11 キヤノン株式会社 Method of forming semiconductor substrate
JP3311044B2 (en) * 1992-10-27 2002-08-05 株式会社東芝 Method for manufacturing semiconductor device
KR960005553B1 (en) * 1993-03-31 1996-04-26 현대전자산업주식회사 Manufacturing method of field oxide
KR960006976B1 (en) 1993-05-21 1996-05-25 현대전자산업주식회사 Manufacturing method of field oxide of semiconductor device
US5356828A (en) * 1993-07-01 1994-10-18 Digital Equipment Corporation Method of forming micro-trench isolation regions in the fabrication of semiconductor devices
BE1007588A3 (en) * 1993-09-23 1995-08-16 Philips Electronics Nv Process for the production of a semiconductor device having a semiconductor body with field isolation regions FORMED BY by an insulating material filled grooves.
JP2955459B2 (en) * 1993-12-20 1999-10-04 株式会社東芝 Method for manufacturing semiconductor device
US5374585A (en) 1994-05-09 1994-12-20 Motorola, Inc. Process for forming field isolation
KR0147630B1 (en) 1995-04-21 1998-11-02 김광호 Insulating method of semiconductor device
JP3528373B2 (en) 1995-10-28 2004-05-17 花王株式会社 Hair treatment composition
US5858865A (en) 1995-12-07 1999-01-12 Micron Technology, Inc. Method of forming contact plugs
JP2762976B2 (en) 1995-12-25 1998-06-11 日本電気株式会社 Method for manufacturing semiconductor device
US5712185A (en) 1996-04-23 1998-01-27 United Microelectronics Method for forming shallow trench isolation
FR2750302B1 (en) 1996-06-26 1998-08-07 Oreal STICK HOLDER CUP FOR A LIP PRODUCT STICK AND CASE SO EQUIPPED
US5904523A (en) 1996-10-03 1999-05-18 Lucent Technologies Inc. Process for device fabrication in which a layer of oxynitride is formed at low temperatures
US5834358A (en) * 1996-11-12 1998-11-10 Micron Technology, Inc. Isolation regions and methods of forming isolation regions
KR100238244B1 (en) 1996-12-17 2000-01-15 윤종용 Method of trench isolation
US5843846A (en) 1996-12-31 1998-12-01 Intel Corporation Etch process to produce rounded top corners for sub-micron silicon trench applications
US5780346A (en) 1996-12-31 1998-07-14 Intel Corporation N2 O nitrided-oxide trench sidewalls and method of making isolation structure
US5674775A (en) 1997-02-20 1997-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Isolation trench with a rounded top edge using an etch buffer layer
US5817566A (en) 1997-03-03 1998-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Trench filling method employing oxygen densified gap filling silicon oxide layer formed with low ozone concentration
KR100230817B1 (en) 1997-03-24 1999-11-15 김영환 Method for manufacturing semiconductor device using shallow trench isolation
US5937308A (en) * 1997-03-26 1999-08-10 Advanced Micro Devices, Inc. Semiconductor trench isolation structure formed substantially within a single chamber
US5926722A (en) 1997-04-07 1999-07-20 Taiwan Semiconductor Manufacturing Co., Ltd. Planarization of shallow trench isolation by differential etchback and chemical mechanical polishing
US5863827A (en) * 1997-06-03 1999-01-26 Texas Instruments Incorporated Oxide deglaze before sidewall oxidation of mesa or trench
JP3087685B2 (en) * 1997-06-04 2000-09-11 日本電気株式会社 Method for manufacturing semiconductor device
US5880004A (en) * 1997-06-10 1999-03-09 Winbond Electronics Corp. Trench isolation process
US6090683A (en) 1997-06-16 2000-07-18 Micron Technology, Inc. Method of etching thermally grown oxide substantially selectively relative to deposited oxide
JP3602313B2 (en) * 1997-06-30 2004-12-15 富士通株式会社 Method for manufacturing semiconductor device
US5960297A (en) * 1997-07-02 1999-09-28 Kabushiki Kaisha Toshiba Shallow trench isolation structure and method of forming the same
US5981356A (en) 1997-07-28 1999-11-09 Integrated Device Technology, Inc. Isolation trenches with protected corners
US5801082A (en) * 1997-08-18 1998-09-01 Vanguard International Semiconductor Corporation Method for making improved shallow trench isolation with dielectric studs for semiconductor integrated circuits
JPH1167890A (en) 1997-08-22 1999-03-09 Sharp Corp Manufacture of semiconductor device
US5968842A (en) 1997-09-12 1999-10-19 United Semiconductor Corp. Techniques for reduced dishing in chemical mechanical polishing
KR100261018B1 (en) 1997-09-25 2000-08-01 윤종용 Method for forming trench isolation of semiconductor device
US5925575A (en) 1997-09-29 1999-07-20 Taiwan Semiconductor Manufacturing Company, Ltd. Dry etching endpoint procedure to protect against photolithographic misalignments
TW501230B (en) 1997-10-04 2002-09-01 United Microelectronics Corp Manufacture method shallow trench isolation
TW434802B (en) * 1997-10-09 2001-05-16 United Microelectronics Corp Method of manufacturing shallow trench isolation
US5801083A (en) 1997-10-20 1998-09-01 Chartered Semiconductor Manufacturing, Ltd. Use of polymer spacers for the fabrication of shallow trench isolation regions with rounded top corners
US5933749A (en) * 1997-10-27 1999-08-03 United Microelectronics Corp. Method for removing a top corner of a trench
TW356580B (en) * 1997-10-27 1999-04-21 United Microelectronics Corp Method for removing edge corners by adjustment
US6103635A (en) 1997-10-28 2000-08-15 Fairchild Semiconductor Corp. Trench forming process and integrated circuit device including a trench
US6153478A (en) 1998-01-28 2000-11-28 United Microelectronics Corp. STI process for eliminating kink effect
US6074932A (en) 1998-01-28 2000-06-13 Texas Instruments - Acer Incorporated Method for forming a stress-free shallow trench isolation
US6071793A (en) 1998-02-02 2000-06-06 Chartered Semiconductor Manufacturing Ltd. Locos mask for suppression of narrow space field oxide thinning and oxide punch through effect
US5976948A (en) * 1998-02-19 1999-11-02 Advanced Micro Devices Process for forming an isolation region with trench cap
US6245684B1 (en) * 1998-03-13 2001-06-12 Applied Materials, Inc. Method of obtaining a rounded top trench corner for semiconductor trench etch applications
US6153480A (en) 1998-05-08 2000-11-28 Intel Coroporation Advanced trench sidewall oxide for shallow trench technology
JP4592837B2 (en) 1998-07-31 2010-12-08 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
DE19844102C2 (en) * 1998-09-25 2000-07-20 Siemens Ag Manufacturing process for a semiconductor structure
TW396521B (en) 1998-11-06 2000-07-01 United Microelectronics Corp Process for shallow trench isolation
JP3571236B2 (en) * 1998-11-09 2004-09-29 株式会社ルネサステクノロジ Method for manufacturing semiconductor device
JP2000269318A (en) * 1999-03-12 2000-09-29 Toshiba Corp Semiconductor device and manufacture thereof
US6093621A (en) 1999-04-05 2000-07-25 Vanguard International Semiconductor Corp. Method of forming shallow trench isolation
US6232203B1 (en) 1999-07-23 2001-05-15 Taiwan Semiconductor Manufacturing Company Process for making improved shallow trench isolation by employing nitride spacers in the formation of the trenches
JP3439387B2 (en) * 1999-07-27 2003-08-25 日本電気株式会社 Method for manufacturing semiconductor device
TW432594B (en) * 1999-07-31 2001-05-01 Taiwan Semiconductor Mfg Manufacturing method for shallow trench isolation
US6228727B1 (en) * 1999-09-27 2001-05-08 Chartered Semiconductor Manufacturing, Ltd. Method to form shallow trench isolations with rounded corners and reduced trench oxide recess
TW426944B (en) * 1999-10-12 2001-03-21 Vanguard Int Semiconduct Corp Method of adjusting threshold voltage of MOSFET in integrated circuit
US6284623B1 (en) * 1999-10-25 2001-09-04 Peng-Fei Zhang Method of fabricating semiconductor devices using shallow trench isolation with reduced narrow channel effect

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5248350A (en) * 1990-11-30 1993-09-28 Ncr Corporation Structure for improving gate oxide integrity for a semiconductor formed by a recessed sealed sidewall field oxidation process
US5607543A (en) * 1995-04-28 1997-03-04 Lucent Technologies Inc. Integrated circuit etching
US6010947A (en) * 1996-07-16 2000-01-04 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing
US6087273A (en) * 1997-01-22 2000-07-11 Micron Technology, Inc. Process for selectively etching silicon nitride in the presence of silicon oxide
US6309949B1 (en) * 1997-12-12 2001-10-30 Advanced Micro Devices, Inc. Semiconductor isolation process to minimize weak oxide problems
US6100160A (en) * 1998-02-17 2000-08-08 Texas Instruments Incorporated Oxide etch barrier formed by nitridation
US6406977B2 (en) * 1998-09-03 2002-06-18 Micron Technology, Inc. Isolation region forming methods
US6420268B2 (en) * 1998-09-03 2002-07-16 Micron Technology, Inc. Methods of forming materials within openings, and methods of forming isolation regions
US6599810B1 (en) * 1998-11-05 2003-07-29 Advanced Micro Devices, Inc. Shallow trench isolation formation with ion implantation
US6717231B2 (en) * 1999-01-11 2004-04-06 Samsung Electronics Co., Ltd. Trench isolation regions having recess-inhibiting layers therein that protect against overetching
US6027982A (en) * 1999-02-05 2000-02-22 Chartered Semiconductor Manufacturing Ltd. Method to form shallow trench isolation structures with improved isolation fill and surface planarity
US6683004B1 (en) * 1999-11-25 2004-01-27 Mitsubishi Denki Kabushiki Kaisha Method of manufacturing a semiconductor device, and semiconductor device manufactured thereby
US6368970B1 (en) * 2000-08-24 2002-04-09 Infineon Technologies Ag Semiconductor configuration and corresponding production process
US6368941B1 (en) * 2000-11-08 2002-04-09 United Microelectronics Corp. Fabrication of a shallow trench isolation by plasma oxidation
US6486038B1 (en) * 2001-03-12 2002-11-26 Advanced Micro Devices Method for and device having STI using partial etch trench bottom liner

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8143168B2 (en) 2004-10-13 2012-03-27 Semiconductor Energy Laboratory Co., Ltd. Etching method and manufacturing method of semiconductor device

Also Published As

Publication number Publication date
US6967146B2 (en) 2005-11-22
AU5701999A (en) 2000-03-27
KR20010073110A (en) 2001-07-31
US6372601B1 (en) 2002-04-16
US20030032258A1 (en) 2003-02-13
US20060234469A1 (en) 2006-10-19
US20040241957A1 (en) 2004-12-02
US20010012676A1 (en) 2001-08-09
US6710420B2 (en) 2004-03-23
US20010009798A1 (en) 2001-07-26
US6329267B1 (en) 2001-12-11
US6406977B2 (en) 2002-06-18
KR100403837B1 (en) 2003-11-05
US6593206B2 (en) 2003-07-15
WO2000014797A2 (en) 2000-03-16
US20020089034A1 (en) 2002-07-11
US6238999B1 (en) 2001-05-29
JP2003507879A (en) 2003-02-25
WO2000014797A3 (en) 2001-12-13
US20020070422A1 (en) 2002-06-13

Similar Documents

Publication Publication Date Title
US6372601B1 (en) Isolation region forming methods
KR960016502B1 (en) Integrated circuit isolation method
US6326283B1 (en) Trench-diffusion corner rounding in a shallow-trench (STI) process
USRE35294E (en) Polysilicon encapsulated localized oxidation of silicon
US5470783A (en) Method for integrated circuit device isolation
KR100275730B1 (en) Trench isolating method
JPH06232061A (en) Forming single crystal region by selective epitaxy
JPH04268747A (en) Structure body and method for improvemet of integrity of gate oxide of semiconductor formed by recessed hermetically sealed sidewall field oxidation method
US6143623A (en) Method of forming a trench isolation for semiconductor device with lateral projections above substrate
US5629230A (en) Semiconductor processing method of forming field oxide regions on a semiconductor substrate utilizing a laterally outward projecting foot portion
KR100234408B1 (en) Isolatoin Method for Smiconductor Device
US4950618A (en) Masking scheme for silicon dioxide mesa formation
US6306726B1 (en) Method of forming field oxide
US6013560A (en) Semiconductor processing methods of forming field oxidation regions on a semiconductor substrate
US6261966B1 (en) Method for improving trench isolation
US6436831B1 (en) Methods of forming insulative plugs and oxide plug forming methods
KR100357199B1 (en) Method for manufacturing semiconductor device
KR940001123B1 (en) Method of separating semiconductor device
KR100800106B1 (en) Method for forming trench isolation layer in semiconductor device
KR20040070796A (en) Method for forming a isolation layer of trench type
KR20040039018A (en) Method for forming the Isolation Layer of Semiconductor Device
KR20050003046A (en) Method of manufacturing isolation using liner nitride
KR19980060857A (en) Device Separator Formation Method of Semiconductor Device
KR19990025874A (en) Device Separation Method of Semiconductor Device

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION