US20030087492A1 - Semiconductor device and method of manufacturing the same - Google Patents
Semiconductor device and method of manufacturing the same Download PDFInfo
- Publication number
- US20030087492A1 US20030087492A1 US10/000,922 US92201A US2003087492A1 US 20030087492 A1 US20030087492 A1 US 20030087492A1 US 92201 A US92201 A US 92201A US 2003087492 A1 US2003087492 A1 US 2003087492A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor device
- layer
- trench
- manufacturing
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 20
- 239000004065 semiconductor Substances 0.000 title claims description 39
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims abstract description 11
- 238000000034 method Methods 0.000 claims description 24
- 239000000758 substrate Substances 0.000 claims description 18
- 238000000151 deposition Methods 0.000 claims description 13
- 239000000945 filler Substances 0.000 claims description 11
- 150000004767 nitrides Chemical class 0.000 claims description 11
- 229910020751 SixGe1-x Inorganic materials 0.000 claims description 3
- 229910052785 arsenic Inorganic materials 0.000 claims description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 3
- 239000005368 silicate glass Substances 0.000 claims description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 2
- 238000005530 etching Methods 0.000 claims description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 239000010703 silicon Substances 0.000 claims description 2
- 239000000126 substance Substances 0.000 abstract description 11
- 230000008021 deposition Effects 0.000 abstract description 3
- 238000002347 injection Methods 0.000 abstract description 2
- 239000007924 injection Substances 0.000 abstract description 2
- 230000003068 static effect Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012776 robust process Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C07—ORGANIC CHEMISTRY
- C07K—PEPTIDES
- C07K14/00—Peptides having more than 20 amino acids; Gastrins; Somatostatins; Melanotropins; Derivatives thereof
- C07K14/435—Peptides having more than 20 amino acids; Gastrins; Somatostatins; Melanotropins; Derivatives thereof from animals; from humans
- C07K14/43504—Peptides having more than 20 amino acids; Gastrins; Somatostatins; Melanotropins; Derivatives thereof from animals; from humans from invertebrates
-
- C—CHEMISTRY; METALLURGY
- C07—ORGANIC CHEMISTRY
- C07K—PEPTIDES
- C07K14/00—Peptides having more than 20 amino acids; Gastrins; Somatostatins; Melanotropins; Derivatives thereof
- C07K14/435—Peptides having more than 20 amino acids; Gastrins; Somatostatins; Melanotropins; Derivatives thereof from animals; from humans
- C07K14/43504—Peptides having more than 20 amino acids; Gastrins; Somatostatins; Melanotropins; Derivatives thereof from animals; from humans from invertebrates
- C07K14/43595—Peptides having more than 20 amino acids; Gastrins; Somatostatins; Melanotropins; Derivatives thereof from animals; from humans from invertebrates from coelenteratae, e.g. medusae
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66181—Conductor-insulator-semiconductor capacitors, e.g. trench capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
- H10B12/0387—Making the trench
-
- C—CHEMISTRY; METALLURGY
- C07—ORGANIC CHEMISTRY
- C07K—PEPTIDES
- C07K2319/00—Fusion polypeptide
- C07K2319/60—Fusion polypeptide containing spectroscopic/fluorescent detection, e.g. green fluorescent protein [GFP]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
Definitions
- the present invention relates to a semiconductor device and method for manufacturing the same, and particularly to a deep trench based dynamic random access memory (DRAM) and method for manufacturing the same.
- DRAM dynamic random access memory
- An object of the present invention is to provide a semiconductor device and a method for manufacturing the semiconductor device, wherein a thin SiGe layer is deposited prior to poly deposition so as to provide a symmetric C-V profile by overcoming unbalanced chemical potential without jeopardizing depletion capacitance.
- Another object of the present invention is to provide a semiconductor device and a method for manufacturing the semiconductor device, wherein the semiconductor device can be operated at a higher voltage than that of the conventional scheme by operating at a node-high bias condition.
- Another object of the present invention is to provide a semiconductor device and a method for manufacturing the semiconductor device, wherein a more robust process window with a nominal dielectric thickness variation and/or thickness modulation between the nitride and oxide can be achieved.
- the present invention provides a semiconductor device and a method for manufacturing the semiconductor device.
- the method comprises the steps of forming a trench in a substrate; forming an arsenic silicate glass (ASG) in the trench; recessing the ASG layer, depositing an oxide layer covering the ASG recess in the trench; forming a buried plate in the substrate; removing the oxide layer and the ASG recess in the trench; forming a dielectric layer in the trench; depositing a thin strained layer in the trench; and filtering a poly filler in the trench.
- ASSG arsenic silicate glass
- the semiconductor device of the present invention includes a substrate; a trench in the substrate; a buried plate in the substrate adjacent the trench; a dielectric layer overlaying the trench; a thin strained layer overlaying the dielectric layer; and a poly filler in the trench.
- FIGS. 1 - 9 illustrate cross-sectional views of an embodiment of a semiconductor device structure at various stages of a process according to the present invention.
- FIGS. 1 - 9 illustrate cross-sectional views of an embodiment of a semiconductor device structure (such as a DRAM) at various stages of a process according to the present invention.
- a trench 11 is first formed in a substrate 10 (such as a silicon substrate).
- an arsenic silicate glass (ASG) recess 14 is formed in the trench 11 .
- the formation of the ASG recess 14 comprises the steps of (1) depositing an ASG layer 12 in the trench 11 ; and (2) recessing the ASG layer 12 in the trench 11 .
- an oxide layer 15 is formed in the trench 11 to cover the ASG recess 14 .
- the semi-finished structure is annealed to diffuse dopants into the substrate 10 to form a buried plate 16 .
- the oxide layer 15 and the ASG recess 14 in the trench 11 are removed by etching.
- a dielectric layer 17 (such as a NO layer) is formed in the trench 11 .
- the formation of the dielectric layer 17 comprises the steps of depositing a nitride layer and re-oxidizing the nitride layer, wherein the step of depositing the nitride layer is performed by LPCVD.
- a thin strained layer 18 is formed in the trench 11 to cover the dielectric layer 17 .
- the thin strained layer is a SiGe layer of a thickness less than 50 angstroms.
- a poly filler 19 (such as an As poly filler) is filled in the trench 11 .
- the present invention also includes a semiconductor device formed by a process as described above.
- the semiconductor device of the present invention includes a substrate; a trench in the substrate; a buried plate in the substrate adjacent the trench; a dielectric layer overlaying the trench; a thin strained layer overlaying the dielectric layer; and a poly filler in the trench.
- other processes may be utilized to form a semiconductor device according to the present invention.
- a thin strained SiGe layer is deposited prior to the poly deposition to modulate the chemical potential unbalance caused by work-function (WF) differences between the buried plate and the poly.
- the thin strained SiGe layer will lower the differences by its lower band-gap characteristics at the same doping level, thereby balancing the chemical potential despite of a different doping.
- the modulation of the chemical potential can be achieved by a proper control of a stochimetric x value.
- the optimized chemical potential will assure the reliability and robustness of the dielectric node, especially the binary NO dielectric node by suppressing asymmetric charging trapping and charge injection nature.
- the present invention can be used for a high voltage operation of the node yet with the same node thickness and composition by suppressing the node breakdown mechanism by static voltage compensation.
Abstract
The present invention discloses structure and manufacturing method of binary nitride-oxide (NO) dielectric node for deep trench based DRAM devices. In the present invention, a thin strained SiGe layer is deposited prior to poly deposition to modulate the chemical potential unbalance caused by work-function (WF) differences between buried plate and poly. The thin strained SiGe layer will lower the differences by its lower band-gap characteristics at the same doping level, thereby balancing the chemical potential despite of a different doping. The modulation of the chemical potential can be achieved by a proper control of a stochimetric x value. The optimized chemical potential will assure the reliability and robustness of the dielectric node, especially the binary NO dielectric node by suppressing asymmetric charging trapping and charge injection nature.
Description
- (A) Field of the Invention
- The present invention relates to a semiconductor device and method for manufacturing the same, and particularly to a deep trench based dynamic random access memory (DRAM) and method for manufacturing the same.
- (B) Description of Related Art
- As DRAM cell sizes continuously shrink, the design rules get strict. Therefore, a higher doping for a buried plate is needed to minimize a capacitance loss by junction depletion. Gas phase doping (GPD) or plasma doping (PLAD) has been used to increase the doping concentration (>1E20 As/cm3) to suppress the depletion capacitance of the buried plate. However, the doping concentration of a poly is somewhat limited to 5E19 As (or P)/cm3. This unbalance of dopants results in asymmetric C-V characteristics, appearing as an asymmetric profile. The asymmetric profile is due to a chemical potential mismatch caused by a work-function difference, or equivalently a Fermi level shift. This means that a node is stressed by a voltage shift ΔV even at a 0V bias or the node is biased by ΔV+V0 at a V0 bias, thus causing more leaking than normally expected. This situation becomes even more severe for the case of a binary nitride-oxide (NO) dielectric system than that of a convention ternary oxidenitride-oxide (ONO) system due to its asymmetric charge trapping in a nitride layer (see “Thickness and Polarity Dependence of Intrinsic Breakdown of Ultra-Thin Reoxidized-Nitride for DRAM Technology Application,” by E. Wu et. al.). The charge trapping in the nitride layer will aggravate the voltage shift, thus adding electric stress accelerating intrinsic breakdown of the node. Nevertheless, the binary NO is a preferred option for an advanced DRAM due to its scalability.
- In view of the above, there is a need to provide a static voltage for compensation by employing a low band gap layer in a poly and node dielectric layer, which will lower the static voltage, even with a different doping level between the buried plate and the poly. The balance of the static potential (or surface chemical potential) can be controlled by selecting a proper stochimetric constant.
- An object of the present invention is to provide a semiconductor device and a method for manufacturing the semiconductor device, wherein a thin SiGe layer is deposited prior to poly deposition so as to provide a symmetric C-V profile by overcoming unbalanced chemical potential without jeopardizing depletion capacitance.
- Another object of the present invention is to provide a semiconductor device and a method for manufacturing the semiconductor device, wherein the semiconductor device can be operated at a higher voltage than that of the conventional scheme by operating at a node-high bias condition.
- Another object of the present invention is to provide a semiconductor device and a method for manufacturing the semiconductor device, wherein a more robust process window with a nominal dielectric thickness variation and/or thickness modulation between the nitride and oxide can be achieved.
- To achieve the above objects, the present invention provides a semiconductor device and a method for manufacturing the semiconductor device. The method comprises the steps of forming a trench in a substrate; forming an arsenic silicate glass (ASG) in the trench; recessing the ASG layer, depositing an oxide layer covering the ASG recess in the trench; forming a buried plate in the substrate; removing the oxide layer and the ASG recess in the trench; forming a dielectric layer in the trench; depositing a thin strained layer in the trench; and filtering a poly filler in the trench. The semiconductor device of the present invention includes a substrate; a trench in the substrate; a buried plate in the substrate adjacent the trench; a dielectric layer overlaying the trench; a thin strained layer overlaying the dielectric layer; and a poly filler in the trench.
- The present invention is described below by way of examples with reference to the accompanying drawings which will make readers easier to understand the objects, technical contents, characteristics and effects of the present invention, wherein
- FIGS.1-9 illustrate cross-sectional views of an embodiment of a semiconductor device structure at various stages of a process according to the present invention.
- FIGS.1-9 illustrate cross-sectional views of an embodiment of a semiconductor device structure (such as a DRAM) at various stages of a process according to the present invention. Referring to FIG. 1, a
trench 11 is first formed in a substrate 10 (such as a silicon substrate). - Referring to FIGS. 2 and 3, after formation of the
trench 11, an arsenic silicate glass (ASG)recess 14 is formed in thetrench 11. The formation of theASG recess 14 comprises the steps of (1) depositing anASG layer 12 in thetrench 11; and (2) recessing theASG layer 12 in thetrench 11. - Referring to FIG. 4, an
oxide layer 15 is formed in thetrench 11 to cover theASG recess 14. - Referring to FIG. 5, the semi-finished structure is annealed to diffuse dopants into the
substrate 10 to form a buriedplate 16. - Referring to FIG. 6, after the buried
plate 16 is formed, theoxide layer 15 and the ASG recess 14 in thetrench 11 are removed by etching. - Referring to FIG. 7, a dielectric layer17 (such as a NO layer) is formed in the
trench 11. The formation of thedielectric layer 17 comprises the steps of depositing a nitride layer and re-oxidizing the nitride layer, wherein the step of depositing the nitride layer is performed by LPCVD. - Referring to FIG. 8, a thin
strained layer 18 is formed in thetrench 11 to cover thedielectric layer 17. The thin strained layer is a SiGe layer of a thickness less than 50 angstroms. In addition, the SiGe layer is of a formula SixGe1−x and has an energy gap (Eg) of 0.67 eV when x=1 and an energy gap (Eg) of 1.1 eV when x=0. - Referring to FIG. 9, a poly filler19 (such as an As poly filler) is filled in the
trench 11. - Finally, other essential steps for forming other elements in the semiconductor device may be additionally performed.
- The present invention also includes a semiconductor device formed by a process as described above. The semiconductor device of the present invention includes a substrate; a trench in the substrate; a buried plate in the substrate adjacent the trench; a dielectric layer overlaying the trench; a thin strained layer overlaying the dielectric layer; and a poly filler in the trench. Alternatively, other processes may be utilized to form a semiconductor device according to the present invention.
- According to the present invention, a thin strained SiGe layer is deposited prior to the poly deposition to modulate the chemical potential unbalance caused by work-function (WF) differences between the buried plate and the poly. The thin strained SiGe layer will lower the differences by its lower band-gap characteristics at the same doping level, thereby balancing the chemical potential despite of a different doping. The modulation of the chemical potential can be achieved by a proper control of a stochimetric x value. The optimized chemical potential will assure the reliability and robustness of the dielectric node, especially the binary NO dielectric node by suppressing asymmetric charging trapping and charge injection nature. In addition, the present invention can be used for a high voltage operation of the node yet with the same node thickness and composition by suppressing the node breakdown mechanism by static voltage compensation.
- Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alternations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (19)
1. A method for manufacturing a semiconductor device, comprising the steps of:
(a) forming a trench in a substrate;
(b) forming a recessed arsenic silicate glass (ASG) in the trench;
(c) depositing an oxide layer covering the ASG recess in the trench;
(d) forming a buried plate in the substrate;
(e) removing the oxide layer and the ASG in the trench;
(f) forming a dielectric layer in the trench;
(g) depositing a thin strained layer in the trench; and
(h) filling a poly filler in the trench.
2. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein the semiconductor device is a DRAM.
3. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein the substrate is a silicon substrate.
4. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein step (b) comprises the steps of depositing an ASG layer in the trench and recessing the ASG layer in the trench.
5. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein the buried plate is formed by an annealling process.
6. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein the oxide layer and the ASG recess in the trench are removed by etching.
7. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein the dielectric layer is a NO layer.
8. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein step (f) comprises the steps of depositing a nitride layer and re-oxidizing the nitride layer.
9. The method for manufacturing a semiconductor device as claimed in claim 8 , wherein the step of depositing the nitride layer is performed by LPCVD.
10. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein the thin strained layer is a SiGe layer of a thickness less than 50 angstroms.
11. The method for manufacturing a semiconductor device as claimed in claim 10 , wherein the SiGe layer is of a formula SixGe1−x and has an energy gap (Eg) of 0.67 eV when x=1 and an energy gap (Eg) of 1.1 eV when x=0.
12. The method for manufacturing a semiconductor device as claimed in claim 1 , wherein the poly filler is an As poly filler.
13. A semiconductor device, comprising
a substrate;
a trench in the substrate;
a buried plate in the substrate adjacent the trench;
a dielectric layer overlaying the trench;
a thin strained layer overlaying the dielectric layer; and
a poly filler in the trench.
14. The semiconductor device as claimed in claim 13 , wherein the semiconductor device is a DRAM.
15. The semiconductor device as claimed in claim 13 , wherein the dielectric layer is a NO layer.
16. The semiconductor device as claimed in claim 15 , wherein the NO layer is formed by depositing a nitride layer and re-oxidizing the nitride layer.
17. The semiconductor device as claimed in claim 13 , wherein the thin strained layer is a SiGe layer of a thickness less than 50 angstroms.
18. The semiconductor device as claimed in claim 17 , wherein the SiGe layer is of a formula SixGe1−x and has an energy gap (Eg) of 0.67 eV when x=1.
19. The semiconductor device as claimed in claim 13 , wherein the poly filler is an As poly filler.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/000,922 US20030087492A1 (en) | 2001-11-02 | 2001-11-02 | Semiconductor device and method of manufacturing the same |
US11/607,313 US7537915B2 (en) | 1998-12-11 | 2006-11-30 | Nucleic acids encoding chromophores/fluorophores and methods for using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/000,922 US20030087492A1 (en) | 2001-11-02 | 2001-11-02 | Semiconductor device and method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2000/028477 Continuation-In-Part WO2001027150A2 (en) | 1998-12-11 | 2000-10-13 | Anthozoa derived chromo/fluoroproteins and methods for using the same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/607,313 Division US7537915B2 (en) | 1998-12-11 | 2006-11-30 | Nucleic acids encoding chromophores/fluorophores and methods for using the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030087492A1 true US20030087492A1 (en) | 2003-05-08 |
Family
ID=21693576
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/000,922 Abandoned US20030087492A1 (en) | 1998-12-11 | 2001-11-02 | Semiconductor device and method of manufacturing the same |
US11/607,313 Expired - Fee Related US7537915B2 (en) | 1998-12-11 | 2006-11-30 | Nucleic acids encoding chromophores/fluorophores and methods for using the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/607,313 Expired - Fee Related US7537915B2 (en) | 1998-12-11 | 2006-11-30 | Nucleic acids encoding chromophores/fluorophores and methods for using the same |
Country Status (1)
Country | Link |
---|---|
US (2) | US20030087492A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050093076A1 (en) * | 2003-11-05 | 2005-05-05 | International Business Machines Corporation | METHOD AND STRUCTURE FOR FORMING STRAINED Si FOR CMOS DEVICES |
US20050269561A1 (en) * | 2004-06-03 | 2005-12-08 | Dureseti Chidambarrao | Strained Si on multiple materials for bulk or SOI substrates |
US20080050849A1 (en) * | 2006-02-10 | 2008-02-28 | International Business Machines Corporation | Method to eliminate arsenic contamination in trench capacitors |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10386361B2 (en) | 2016-06-07 | 2019-08-20 | The Board Of Trustees Of The Leland Stanford Junior University | Long term hematopoietic stem cell specific reporter mouse and uses thereof |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19718C (en) | N. WlEDERER in Fürth (Bayern) | Spring strut for mirrors and pictures | ||
US5491084A (en) | 1993-09-10 | 1996-02-13 | The Trustees Of Columbia University In The City Of New York | Uses of green-fluorescent protein |
US5625048A (en) | 1994-11-10 | 1997-04-29 | The Regents Of The University Of California | Modified green fluorescent proteins |
US5958713A (en) | 1995-01-31 | 1999-09-28 | Novo Nordisk A/S | Method of detecting biologically active substances by using green fluorescent protein |
US6342379B1 (en) | 1995-06-07 | 2002-01-29 | The Regents Of The University Of California | Detection of transmembrane potentials by optical methods |
US5968738A (en) | 1995-12-06 | 1999-10-19 | The Board Of Trustees Of The Leland Stanford Junior University | Two-reporter FACS analysis of mammalian cells using green fluorescent proteins |
US5874304A (en) | 1996-01-18 | 1999-02-23 | University Of Florida Research Foundation, Inc. | Humanized green fluorescent protein genes and methods |
US6020192A (en) | 1996-01-18 | 2000-02-01 | University Of Florida | Humanized green fluorescent protein genes and methods |
US5976796A (en) | 1996-10-04 | 1999-11-02 | Loma Linda University | Construction and expression of renilla luciferase and green fluorescent protein fusion genes |
TW371617B (en) | 1996-10-09 | 1999-10-11 | Of Animal And Plant Health Inspection And Quarantine Council Of Agriculture Executive Yuan Bureau | Method to transplant GFP into autographa californica multiple nuclear polyhedrosis virus for inflicting pest in an attempt to detect and flow up it existence and to improve life span against UV |
US6232107B1 (en) | 1998-03-27 | 2001-05-15 | Bruce J. Bryan | Luciferases, fluorescent proteins, nucleic acids encoding the luciferases and fluorescent proteins and the use thereof in diagnostics, high throughput screening and novelty items |
US5985577A (en) | 1998-10-14 | 1999-11-16 | The Trustees Of Columbia University In The City Of New York | Protein conjugates containing multimers of green fluorescent protein |
ES2361971T3 (en) | 1998-12-11 | 2011-06-24 | Clontech Laboratories Inc. | FLUORESCENT PROTEINS OF SPECIES WITHOUT BIOLUMINISCENCE OF THE ANTOZO CLASS, CODING GENES OF SUCH PROTEINS AND THEIR USES. |
WO2000034323A1 (en) | 1998-12-11 | 2000-06-15 | Clontech Laboratories, Inc. | Fluorescent proteins from non-bioluminescent species of class anthozoa, genes encoding such proteins and uses thereof |
WO2000034322A1 (en) | 1998-12-11 | 2000-06-15 | Clontech Laboratories, Inc. | Fluorescent proteins from non-bioluminescent species of class anthozoa, genes encoding such proteins and uses thereof |
WO2000034325A1 (en) | 1998-12-11 | 2000-06-15 | Clontech Laboratories, Inc. | Fluorescent proteins from non-bioluminescent species of class anthozoa, genes encoding such proteins and uses thereof |
WO2000034321A1 (en) | 1998-12-11 | 2000-06-15 | Clontech Laboratories, Inc. | Fluorescent proteins from non-bioluminescent species of class anthozoa, genes encoding such proteins and uses thereof |
WO2000034324A1 (en) | 1998-12-11 | 2000-06-15 | Clontech Laboratories, Inc. | Fluorescent proteins from non-bioluminescent species of class anthozoa, genes encoding such proteins and uses thereof |
WO2000034326A1 (en) | 1998-12-11 | 2000-06-15 | Clontech Laboratories, Inc. | Fluorescent proteins from non-bioluminescent species of class anthozoa, genes encoding such proteins and uses thereof |
AUPP846399A0 (en) | 1999-02-02 | 1999-02-25 | University Of Sydney, The | Pigment protein from coral tissue |
JP2003527833A (en) | 1999-10-14 | 2003-09-24 | クロンテック・ラボラトリーズ・インコーポレーテッド | Chromophores / phosphors derived from flower insects and their use |
AU1446801A (en) | 1999-10-29 | 2001-05-14 | Rutgers, The State University Of New Jersey | Renilla reniformis green fluorescent protein |
JP2003513672A (en) | 1999-11-10 | 2003-04-15 | ライジェル・ファーマシューティカルズ・インコーポレイテッド | Methods and compositions comprising RENILLAGFP |
-
2001
- 2001-11-02 US US10/000,922 patent/US20030087492A1/en not_active Abandoned
-
2006
- 2006-11-30 US US11/607,313 patent/US7537915B2/en not_active Expired - Fee Related
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7550338B2 (en) | 2003-11-05 | 2009-06-23 | International Business Machines Corporation | Method and structure for forming strained SI for CMOS devices |
US7928443B2 (en) | 2003-11-05 | 2011-04-19 | International Business Machines Corporation | Method and structure for forming strained SI for CMOS devices |
WO2005045901A3 (en) * | 2003-11-05 | 2006-08-17 | Ibm | METHOD AND STRUCTURE FOR FORMING STRAINED Si FOR CMOS DEVICES |
US7129126B2 (en) | 2003-11-05 | 2006-10-31 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
US20070020806A1 (en) * | 2003-11-05 | 2007-01-25 | International Business Machines Corporation | Method and structure for forming strained si for cmos devices |
US20100109048A1 (en) * | 2003-11-05 | 2010-05-06 | International Business Machines Corporation | Method and structure for forming strained si for cmos devices |
US7700951B2 (en) | 2003-11-05 | 2010-04-20 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
US20080003735A1 (en) * | 2003-11-05 | 2008-01-03 | International Business Machines Corporation | Method and structure for forming strained si for cmos devices |
US20050093076A1 (en) * | 2003-11-05 | 2005-05-05 | International Business Machines Corporation | METHOD AND STRUCTURE FOR FORMING STRAINED Si FOR CMOS DEVICES |
US7429752B2 (en) | 2003-11-05 | 2008-09-30 | International Business Machines Corporation | Method and structure for forming strained SI for CMOS devices |
US20080283824A1 (en) * | 2003-11-05 | 2008-11-20 | International Business Machines Corporation, | Method and structure for forming strained si for cmos devices |
US7560328B2 (en) | 2004-06-03 | 2009-07-14 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
US20070166897A1 (en) * | 2004-06-03 | 2007-07-19 | International Business Machines Corporation | STRAINED Si ON MULTIPLE MATERIALS FOR BULK OR SOI SUBSTRATES |
US7223994B2 (en) | 2004-06-03 | 2007-05-29 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
US20050269561A1 (en) * | 2004-06-03 | 2005-12-08 | Dureseti Chidambarrao | Strained Si on multiple materials for bulk or SOI substrates |
US20080050849A1 (en) * | 2006-02-10 | 2008-02-28 | International Business Machines Corporation | Method to eliminate arsenic contamination in trench capacitors |
Also Published As
Publication number | Publication date |
---|---|
US20070134704A1 (en) | 2007-06-14 |
US7537915B2 (en) | 2009-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9153591B2 (en) | Strained channel dynamic random access memory devices | |
US5567638A (en) | Method for suppressing boron penetration in PMOS with nitridized polysilicon gate | |
US7445987B2 (en) | Offset vertical device | |
US7157327B2 (en) | Void free, silicon filled trenches in semiconductors | |
US6909137B2 (en) | Method of creating deep trench capacitor using a P+ metal electrode | |
CN1131558C (en) | Narrow-channel effect free transistor and method of forming thereof | |
EP0967653A2 (en) | Semiconductor DRAM trench capacitor | |
EP0967644A2 (en) | DRAM trench capacitor | |
US6507063B2 (en) | Poly-poly/MOS capacitor having a gate encapsulating first electrode layer | |
US20060102947A1 (en) | Integration of silicon carbide into DRAM cell to improve retention characteristics | |
KR20000006184A (en) | A trench capacitor with isolation collar and corresponding manufacturing method | |
US6528384B2 (en) | Method for manufacturing a trench capacitor | |
US8269265B2 (en) | Trench capacitor for high voltage processes and method of manufacturing the same | |
US6781180B1 (en) | Trench capacitor and method for fabricating the same | |
US6620724B1 (en) | Low resistivity deep trench fill for DRAM and EDRAM applications | |
US20110298089A1 (en) | Trench capacitor and method of fabrication | |
US20030087492A1 (en) | Semiconductor device and method of manufacturing the same | |
EP0905750A2 (en) | Reliable polycide gate stack with reduced sheet resistance | |
US6440811B1 (en) | Method of fabricating a poly-poly capacitor with a SiGe BiCMOS integration scheme | |
US7078756B2 (en) | Collarless trench DRAM device | |
US7041553B2 (en) | Process for forming a buried plate | |
US20090191686A1 (en) | Method for Preparing Doped Polysilicon Conductor and Method for Preparing Trench Capacitor Structure Using the Same | |
US6821861B1 (en) | Method for fabricating an electrode arrangement for charge storage | |
TW529131B (en) | Semiconductor device and method of manufacturing the same | |
JP3795383B2 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PROMOS TECHNOLOGIES, INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, BRIAN;ZIELEMAN, JAN;REEL/FRAME:012349/0657 Effective date: 20011023 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |