US20030107391A1 - Semiconductor device test arrangement with reassignable probe pads - Google Patents

Semiconductor device test arrangement with reassignable probe pads Download PDF

Info

Publication number
US20030107391A1
US20030107391A1 US10/013,789 US1378901A US2003107391A1 US 20030107391 A1 US20030107391 A1 US 20030107391A1 US 1378901 A US1378901 A US 1378901A US 2003107391 A1 US2003107391 A1 US 2003107391A1
Authority
US
United States
Prior art keywords
semiconductor device
fuse
conductive pad
test
programmable fuse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/013,789
Other versions
US6998865B2 (en
Inventor
Karen Bard
S. Kumar Iyer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US10/013,789 priority Critical patent/US6998865B2/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BARD, KAREN A., IYER, S. SUNDAR KUMAR
Publication of US20030107391A1 publication Critical patent/US20030107391A1/en
Application granted granted Critical
Publication of US6998865B2 publication Critical patent/US6998865B2/en
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2884Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test

Definitions

  • the present invention relates to test arrangements and, particularly, to test arrangements for semiconductor devices.
  • Probe pads disposed on a semiconductor wafer provide the interface between a device under test (DUT) and an external tester.
  • the probe pads are required to be large to interface to the tester, and can be 500 times the size of the DUT.
  • the area of the probe pads can exceed 50% of the wafer area.
  • the number of semiconductor devices which can be tested is limited by the space requirements of the probe pads.
  • the probe pads can be reused or reassigned for other structures.
  • programmable e.g., polysilicon
  • a test arrangement of the present invention includes a semiconductor device, a first conductive pad electrically connected to the device, a second conductive pad, and a programmable fuse.
  • the second pad is electrically connected to the semiconductor device through the programmable fuse.
  • FIG. 1 is a schematic circuit diagram of a first embodiment of the invention.
  • FIG. 2 is a schematic circuit diagram of a second embodiment of the invention.
  • FIG. 3 is a schematic circuit diagram of a third embodiment of the invention.
  • a semiconductor wafer 10 A has disposed thereon electrically conductive probe pads P, programmable (e.g., semiconductor) fuses F, semiconductor devices under test DUT, all suitably connected by electrical conductors M such as metallization (e.g., Cu).
  • a test signal generator S generates test signals (e.g., FIG. 1) which are applied to the pads by means of electrical connections C.
  • An appropriate voltage or current signal is suitably applied by the signal as generators to various of the pads P to a test particular devices DUT.
  • Devices under test are, for example, in-line process monitors such as single FETs or via chains, and defect monitors.
  • the DUT may also be, e.g., a semiconductor memory.
  • the fuses F are, e.g., e-fuses such as taught in U.S. Pat. No. 6,277,674, Semiconductor Fuses, by Wang, et al., issued Aug. 21, 2001, and “A 0.13 um logic-based embedded DRAM technology with electrical fuses, Cu interconnect in SiLK, sub-7 ns random access time and its extension to the 0.10 um generation,” by Klee, et al., Technical Digest, International Electron Device Meeting 2001, Washington, D.C., Dec. 2-5, 2001, pages 407-411, which are both hereby incorporated in their entireties by reference.
  • the present invention disposes an electrical e-fuse in series with one terminal of a two terminal DUT. One terminal of each e-fuse is connected to a probe pad. The other e-fuse terminal connects to the DUT and a common e-fuse pad.
  • FIG. 1 A single metal level implementation of the invention is shown in FIG. 1. After testing the DUT between probe pads 2 , 3 , the e-fuse F is blown by applying a bias signal of 3.3V to pad 2 and up to 15 mA of current. Pad 2 is now reusable for other connections at higher metal levels of semiconductor processing.
  • Each DUT is, e.g., a two port circuit that is tested at a metal level Mx, which is an additional level of metallization in the semiconductor process.
  • Each fuse F is an electrically programmable fuse (e-fuse), which fuse may be laid out at any level at or below where the circuit is to be tested. The e-fuse is blown by applying a bias between the pads P where the two ends of the fuse are connected.
  • Each level of metal is connected to the circuit and to an independent e-fuse.
  • the invention is extendable to blowing the e-fuses at any level of the semiconductor process.
  • FIG. 2 showing a wafer 10 B, by adding an additional common e-fuse and probe pad per level of metallization, the e-fuses built earlier in the process can be blown at any test point.
  • a solid and dotted line represents a first level metal of processing i.e.—a first level of metallization (Mx), and the dashed and dotted line represents the next level of metallization (Mx+1).
  • Mx first level of metallization
  • Mx+1 next level of metallization
  • This invention is also extendable by using FETs to enable/disable banks of DUTs as shown in FIG. 3 and on the wafer 10 C.
  • the use of two probe pads to control the enable signals would double the number of DUTs testable.
  • the invention is extendible to any type of fuse (not necessarily limited to e-fuse) as long as the fuse can be programmed (e.g., blown) between manufacturing process steps and device electrical characterization steps.

Abstract

A test arrangement includes a semiconductor device, a first conductive pad electrically connected to the semiconductor device, a second conductive pad, and a programmable fuse. The second conductive pad is electrically connected to the semiconductor device through the programmable fuse.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to test arrangements and, particularly, to test arrangements for semiconductor devices. [0002]
  • 2. Description of the Related Art [0003]
  • Probe pads disposed on a semiconductor wafer provide the interface between a device under test (DUT) and an external tester. The probe pads are required to be large to interface to the tester, and can be 500 times the size of the DUT. In development, where hundreds of test macros can be assembled onto a single chip, the area of the probe pads can exceed 50% of the wafer area. Thus, the number of semiconductor devices which can be tested is limited by the space requirements of the probe pads. [0004]
  • For various known test arrangements, see, for example, U.S. Pat. No. 6,060,899, issued May 9, 2000, SEMICONDUCTOR DEVICE WITH TEST CIRCUIT, by Hamada, and U.S. Pat. No. 5,898,700, METHOD FOR TESTING A SEMICONDUCTOR WAFER, issued Apr. 27, 1999, which are both incorporated in their entireties herein by reference. [0005]
  • The present inventors believe that drawbacks in the art can be overcome. [0006]
  • SUMMARY OF THE INVENTION
  • According to the present invention, by adding programmable (e.g., polysilicon) fuses in series with semiconductor in-line test structures, and blowing the fuses (for example, electrically programmable fuses or e-fuses) after test, the probe pads can be reused or reassigned for other structures. [0007]
  • A test arrangement of the present invention includes a semiconductor device, a first conductive pad electrically connected to the device, a second conductive pad, and a programmable fuse. The second pad is electrically connected to the semiconductor device through the programmable fuse. [0008]
  • It is a principal object of the present invention to conserve space while enabling testing of semiconductor devices on a wafer. [0009]
  • Further and still other objects of the present invention will become more readily apparent when the following detailed description is taken in conjunction with the accompanying drawing figures.[0010]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic circuit diagram of a first embodiment of the invention. [0011]
  • FIG. 2 is a schematic circuit diagram of a second embodiment of the invention. [0012]
  • FIG. 3 is a schematic circuit diagram of a third embodiment of the invention. [0013]
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS AND BEST MODE
  • As shown in FIG. 1, a [0014] semiconductor wafer 10A has disposed thereon electrically conductive probe pads P, programmable (e.g., semiconductor) fuses F, semiconductor devices under test DUT, all suitably connected by electrical conductors M such as metallization (e.g., Cu). A test signal generator S generates test signals (e.g., FIG. 1) which are applied to the pads by means of electrical connections C.
  • An appropriate voltage or current signal is suitably applied by the signal as generators to various of the pads P to a test particular devices DUT. [0015]
  • Devices under test are, for example, in-line process monitors such as single FETs or via chains, and defect monitors. The DUT may also be, e.g., a semiconductor memory. [0016]
  • The fuses F are, e.g., e-fuses such as taught in U.S. Pat. No. 6,277,674, Semiconductor Fuses, by Wang, et al., issued Aug. 21, 2001, and “A 0.13 um logic-based embedded DRAM technology with electrical fuses, Cu interconnect in SiLK, sub-7 ns random access time and its extension to the 0.10 um generation,” by Klee, et al., [0017] Technical Digest, International Electron Device Meeting 2001, Washington, D.C., Dec. 2-5, 2001, pages 407-411, which are both hereby incorporated in their entireties by reference.
  • The present invention disposes an electrical e-fuse in series with one terminal of a two terminal DUT. One terminal of each e-fuse is connected to a probe pad. The other e-fuse terminal connects to the DUT and a common e-fuse pad. [0018]
  • A single metal level implementation of the invention is shown in FIG. 1. After testing the DUT between [0019] probe pads 2, 3, the e-fuse F is blown by applying a bias signal of 3.3V to pad 2 and up to 15 mA of current. Pad 2 is now reusable for other connections at higher metal levels of semiconductor processing.
  • Each DUT is, e.g., a two port circuit that is tested at a metal level Mx, which is an additional level of metallization in the semiconductor process. Each fuse F is an electrically programmable fuse (e-fuse), which fuse may be laid out at any level at or below where the circuit is to be tested. The e-fuse is blown by applying a bias between the pads P where the two ends of the fuse are connected. [0020]
  • Each level of metal is connected to the circuit and to an independent e-fuse. [0021]
  • The invention is extendable to blowing the e-fuses at any level of the semiconductor process. In FIG. 2 showing a wafer [0022] 10B, by adding an additional common e-fuse and probe pad per level of metallization, the e-fuses built earlier in the process can be blown at any test point.
  • For example, on the wafer [0023] 10B as shown in FIG. 2, a solid and dotted line represents a first level metal of processing i.e.—a first level of metallization (Mx), and the dashed and dotted line represents the next level of metallization (Mx+1). If no fuses were blown on this structure at the test level Mx, and if the Mx test date were required, the Mx+1 e-fuse could be blown by applying a bias between the probe pads 2, 3 and then testing the structure between pads 3, 4. Instead, if Mx+1 test data were desired, the e-fuse between the pads 1, 3 could be blown and a dotted structure DUT 1 between the pads 3, 4 would be the device under test.
  • This invention is also extendable by using FETs to enable/disable banks of DUTs as shown in FIG. 3 and on the wafer [0024] 10C. The use of two probe pads to control the enable signals would double the number of DUTs testable.
  • In general, where no fuses or multiplexing of DUTs are designed, for n probe pads there are n/2 two-point dedicated structures which can be tested. With e-fuses, given one probe pad per metal level of processing (x), the number of structures testable is ((n−x)/2)*x. With two enable pads for multiplexing, the number of structures testable is ((n−x−2)/2)*2x. [0025]
  • Thus, for 25 probe pads and four levels of metal, the number of test structures testable for each case is: [0026]
  • no e-fuse: 12 [0027]
  • e-fuse only: 40 [0028]
  • e-fuse and two-pads for multiplexing: 72. [0029]
  • The invention is extendible to any type of fuse (not necessarily limited to e-fuse) as long as the fuse can be programmed (e.g., blown) between manufacturing process steps and device electrical characterization steps. [0030]

Claims (14)

What is claimed is:
1. A test arrangement, comprising:
a semiconductor device;
a first conductive pad electrically connected to said semiconductor device;
a second conductive pad, and
a programmable fuse, said second conductive pad being electrically connected to said semiconductor device through said programmable fuse.
2. The test arrangement as claimed in claim 1, wherein said fuse is an electrically programmable fuse.
3. The test arrangement as claimed in claim 1, further comprising a third conductive pad, said third conductive pad being electrically connected to said second conductive pad through said programmable fuse.
4. The test arrangement as claimed in claim 1, wherein said semiconductor device is a two port device.
5. A test arrangement, comprising:
a first semiconductor device;
a second semiconductor device;
first, second and third conductive pads, said first and third conductive pads being electrically connected to said first semiconductor device through a first programmable fuse, and said second and third conductive pads being electrically connected to said second semiconductor device through a second programmable fuse.
6. The test arrangement as claimed in claim 5, wherein said first programmable fuse and said second programmable fuse are semiconductor fuses.
7. The test arrangement as claimed in claim 5, wherein said first and said second programmable fuses are electrically programmable fuses.
8. The test arrangement as claimed in claim 5, wherein said first semiconductor device is located at a first level of metallization and said second semiconductor device is located at a second level of metallization.
9. A method for testing a semiconductor device, comprising:
providing a semiconductor device;
providing a programmable fuse electrically connected to the semiconductor device;
providing a conductive pad electrically connected to the programmable fuse;
applying an electrical test signal to the conductive pad so as to test the device, and then blowing the programmable fuse.
10. The method as claimed in claim 9, further comprising:
providing a second semiconductor device electrically connected to the conductive pad, and then
applying a second test signal to the conductive pad so as to test the second semiconductor device.
11. The method as claimed in claim 9, wherein said step of blowing comprises applying a voltage bias signal of approximately 3.3 volts to the conductive pad.
12. The method as claimed in claim 9, wherein said step of blowing comprises flowing a current of up to approximately 15 mA through the semiconductor fuse.
13. The method as claimed in claim 9, wherein each of the semiconductor device, the programmable fuse and the conductive pad is provided on a same semiconductor wafer.
14. The method as claimed in claim 13, wherein the semiconductor wafer is a wafer selected from a group, the group consisting of silicon, germanium and silicon-germanium.
US10/013,789 2001-12-10 2001-12-10 Semiconductor device test arrangement with reassignable probe pads Expired - Fee Related US6998865B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/013,789 US6998865B2 (en) 2001-12-10 2001-12-10 Semiconductor device test arrangement with reassignable probe pads

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/013,789 US6998865B2 (en) 2001-12-10 2001-12-10 Semiconductor device test arrangement with reassignable probe pads

Publications (2)

Publication Number Publication Date
US20030107391A1 true US20030107391A1 (en) 2003-06-12
US6998865B2 US6998865B2 (en) 2006-02-14

Family

ID=21761757

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/013,789 Expired - Fee Related US6998865B2 (en) 2001-12-10 2001-12-10 Semiconductor device test arrangement with reassignable probe pads

Country Status (1)

Country Link
US (1) US6998865B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100026334A1 (en) * 2004-12-10 2010-02-04 Haberla Holger Testing Embedded Circuits With The Aid Of Test Islands
US20150294918A1 (en) * 2014-04-11 2015-10-15 Global Foundries Us Inc. Staggered electrical frame structures for frame area reduction

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100821834B1 (en) * 2006-11-29 2008-04-14 동부일렉트로닉스 주식회사 Test pattern with poly-silicon fuse
US7893520B2 (en) * 2008-05-12 2011-02-22 International Business Machines Corporation Efficient interconnect structure for electrical fuse applications
US8609534B2 (en) 2010-09-27 2013-12-17 International Business Machines Corporation Electrical fuse structure and method of fabricating same
US10134631B2 (en) 2011-08-17 2018-11-20 International Business Machines Corporation Size-filtered multimetal structures
US20130043556A1 (en) 2011-08-17 2013-02-21 International Business Machines Corporation Size-filtered multimetal structures
US11152300B2 (en) 2011-09-16 2021-10-19 International Business Machines Corporation Electrical fuse with metal line migration
US8941110B2 (en) 2011-11-17 2015-01-27 International Business Machines Corporation E-fuses containing at least one underlying tungsten contact for programming
US9666527B1 (en) 2015-12-15 2017-05-30 International Business Machines Corporation Middle of the line integrated eFuse in trench EPI structure
US9893012B2 (en) 2016-03-28 2018-02-13 International Business Machines Corporation Advanced e-fuse structure with hybrid metal controlled microstructure
US9859209B2 (en) 2016-03-28 2018-01-02 International Business Machines Corporation Advanced e-Fuse structure with enhanced electromigration fuse element
US10032716B2 (en) 2016-03-28 2018-07-24 International Business Machines Corporation Advanced E-fuse structure with controlled microstructure
US9929091B2 (en) 2016-08-25 2018-03-27 International Business Machines Corporation Vertical fuse structures
US10615119B2 (en) 2017-12-12 2020-04-07 International Business Machines Corporation Back end of line electrical fuse structure and method of fabrication
US10553535B1 (en) 2018-07-20 2020-02-04 International Business Machines Corporation Formation of semiconductor devices including electrically programmable fuses
US10833007B2 (en) 2019-01-08 2020-11-10 International Business Machines Corporation Circular ring shape fuse device
US10903162B2 (en) 2019-03-05 2021-01-26 International Business Machines Corporation Fuse element resistance enhancement by laser anneal and ion implantation
US11121082B2 (en) 2019-04-17 2021-09-14 International Business Machines Corporation Sub-ground rule e-Fuse structure

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4064493A (en) * 1976-06-03 1977-12-20 Motorola, Inc. P-ROM Cell having a low current fusible programming link
US4152627A (en) * 1977-06-10 1979-05-01 Monolithic Memories Inc. Low power write-once, read-only memory array
US4853628A (en) * 1987-09-10 1989-08-01 Gazelle Microcircuits, Inc. Apparatus for measuring circuit parameters of a packaged semiconductor device
US4862243A (en) * 1987-06-01 1989-08-29 Texas Instruments Incorporated Scalable fuse link element
US5708291A (en) * 1995-09-29 1998-01-13 Intel Corporation Silicide agglomeration fuse device
US6104082A (en) * 1998-04-24 2000-08-15 International Business Machines Corporation Metallization structure for altering connections
US6214630B1 (en) * 1999-12-22 2001-04-10 United Microelectronics Corp. Wafer level integrated circuit structure and method of manufacturing the same
US6368902B1 (en) * 2000-05-30 2002-04-09 International Business Machines Corporation Enhanced efuses by the local degradation of the fuse link
US6433404B1 (en) * 2000-02-07 2002-08-13 Infineon Technologies Ag Electrical fuses for semiconductor devices
US6506634B1 (en) * 1998-08-13 2003-01-14 Kabushiki Kaisha Toshiba Semiconductor memory device and method for producing same
US6710640B1 (en) * 2002-09-19 2004-03-23 Infineon Technologies Ag Active well-bias transistor for programming a fuse

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5202624A (en) 1990-08-31 1993-04-13 Cross-Check Technology, Inc. Interface between ic operational circuitry for coupling test signal from internal test matrix
FR2714734B1 (en) * 1993-12-30 1996-04-05 Thomson Csf Acoustic localization method of a vehicle towed by a boat.
US5982188A (en) 1994-07-29 1999-11-09 Stmicroelectronics, Inc. Test mode control circuit of an integrated circuit device
KR100384265B1 (en) 1994-10-28 2003-08-14 클리크 앤드 소파 홀딩스 인코포레이티드 Programmable high-density electronic device testing
US5625299A (en) 1995-02-03 1997-04-29 Uhling; Thomas F. Multiple lead analog voltage probe with high signal integrity over a wide band width
KR100200916B1 (en) 1995-11-16 1999-06-15 윤종용 Semiconductor memory device
JPH10332786A (en) 1997-05-27 1998-12-18 Nec Kyushu Ltd Semiconductor device
US6175145B1 (en) 1997-07-26 2001-01-16 Samsung Electronics Co., Ltd. Method of making a fuse in a semiconductor device and a semiconductor device having a fuse
KR100311117B1 (en) 1998-06-29 2001-12-17 박종섭 Optional Function Test Device for Semiconductor Memory Devices
US6277674B1 (en) 1998-10-02 2001-08-21 Micron Technology, Inc. Semiconductor fuses, methods of using the same, methods of making the same, and semiconductor devices containing the same
JP2000349130A (en) * 1999-06-03 2000-12-15 Nec Ic Microcomput Syst Ltd Semiconductor integrated circuit board and manufacture thereof and check of characteristics thereof

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4064493A (en) * 1976-06-03 1977-12-20 Motorola, Inc. P-ROM Cell having a low current fusible programming link
US4152627A (en) * 1977-06-10 1979-05-01 Monolithic Memories Inc. Low power write-once, read-only memory array
US4862243A (en) * 1987-06-01 1989-08-29 Texas Instruments Incorporated Scalable fuse link element
US4853628A (en) * 1987-09-10 1989-08-01 Gazelle Microcircuits, Inc. Apparatus for measuring circuit parameters of a packaged semiconductor device
US5708291A (en) * 1995-09-29 1998-01-13 Intel Corporation Silicide agglomeration fuse device
US6104082A (en) * 1998-04-24 2000-08-15 International Business Machines Corporation Metallization structure for altering connections
US6506634B1 (en) * 1998-08-13 2003-01-14 Kabushiki Kaisha Toshiba Semiconductor memory device and method for producing same
US6214630B1 (en) * 1999-12-22 2001-04-10 United Microelectronics Corp. Wafer level integrated circuit structure and method of manufacturing the same
US6433404B1 (en) * 2000-02-07 2002-08-13 Infineon Technologies Ag Electrical fuses for semiconductor devices
US6368902B1 (en) * 2000-05-30 2002-04-09 International Business Machines Corporation Enhanced efuses by the local degradation of the fuse link
US6710640B1 (en) * 2002-09-19 2004-03-23 Infineon Technologies Ag Active well-bias transistor for programming a fuse

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100026334A1 (en) * 2004-12-10 2010-02-04 Haberla Holger Testing Embedded Circuits With The Aid Of Test Islands
US7994806B2 (en) * 2004-12-10 2011-08-09 X-Fab Semiconductor Foundries Ag System and method for testing embedded circuits with test islands
US20150294918A1 (en) * 2014-04-11 2015-10-15 Global Foundries Us Inc. Staggered electrical frame structures for frame area reduction
US9508618B2 (en) * 2014-04-11 2016-11-29 Globalfoundries Inc. Staggered electrical frame structures for frame area reduction

Also Published As

Publication number Publication date
US6998865B2 (en) 2006-02-14

Similar Documents

Publication Publication Date Title
US6998865B2 (en) Semiconductor device test arrangement with reassignable probe pads
US6831475B2 (en) Device and method for isolating a short-circuited integrated circuit (IC) from other ICs on a semiconductor wafer
US7170091B2 (en) Probe look ahead: testing parts not currently under a probehead
US8446790B2 (en) Circuit for supplying a reference voltage in a semiconductor memory device for testing an internal voltage generator therein
US5898700A (en) Test signal generator and method for testing a semiconductor wafer having a plurality of memory chips
US6991970B2 (en) Method and apparatus for circuit completion through the use of ball bonds or other connections during the formation of semiconductor device
JP2001085480A (en) Method of manufacturing semiconductor device and semiconductor integrated circuit device
KR100343283B1 (en) A circuit for supplying test power of semiconductor device
US7259579B2 (en) Method and apparatus for semiconductor testing utilizing dies with integrated circuit
KR100465541B1 (en) Semiconductor test device with mulit probing pad
US6809378B2 (en) Structure for temporarily isolating a die from a common conductor to facilitate wafer level testing
JPH0456241A (en) Semiconductor device and inspection thereof
JPH0637159A (en) Selecting method for semiconductor element
KR100532391B1 (en) Test control circuit having minimum number of pad
JPH05211214A (en) Ic marking circuit
KR20010032773A (en) Parallel test method
JPH1082835A (en) Semiconductor device
JPH10325851A (en) Ic mounting tester jig for control

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BARD, KAREN A.;IYER, S. SUNDAR KUMAR;REEL/FRAME:012382/0103

Effective date: 20011210

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20140214