US20030186553A1 - Process and device for cleaning a semiconductor wafer - Google Patents
Process and device for cleaning a semiconductor wafer Download PDFInfo
- Publication number
- US20030186553A1 US20030186553A1 US10/424,173 US42417303A US2003186553A1 US 20030186553 A1 US20030186553 A1 US 20030186553A1 US 42417303 A US42417303 A US 42417303A US 2003186553 A1 US2003186553 A1 US 2003186553A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor wafer
- cleaning
- wafer
- chemical mechanical
- mechanical polishing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67028—Apparatus for fluid treatment for cleaning followed by drying, rinsing, stripping, blasting or the like
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
- H01L21/02065—Cleaning during device manufacture during, before or after processing of insulating layers the processing being a planarization of insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/02068—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
- H01L21/02074—Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers the processing being a planarization of conductive layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/32115—Planarisation
- H01L21/3212—Planarisation by chemical mechanical polishing [CMP]
Definitions
- the invention relates to a process for cleaning a surface of a semiconductor wafer following a chemical mechanical polishing step and to a device for carrying out a process of this type.
- CMP Chemical mechanical polishing
- the chemical mechanical polishing is used predominantly to level trench fillings, metal plugs, e.g. plugs of tungsten in contact holes and vias, and intermediate oxides and intermetal dielectrics.
- the semiconductor wafer which is to be polished is pressed by a wafer support onto a rotatable polishing table on which there is an elastically perforated pad which contains a polishing slurry.
- the semiconductor wafer and the polishing table rotate in opposite directions, with the result that the surface of the semiconductor wafer is polished down at the protruding locations until a substantially completely planar wafer surface is reached.
- the polishing slurries generally contain further active chemical additives which allow selective removal of the layers on the semiconductor wafer.
- a blind polishing process i.e. a polishing process which is stopped within the layer which is to be polished
- a stop layer polishing process wherein the polishing operation is selective with respect to a further layer lying below the layer which is being polished.
- slurry impurities are generally left behind on the surface of the semiconductor wafer.
- the remaining slurry impurities have to be removed in a subsequent cleaning process.
- a brush cleaner used to remove the surface impurities.
- the semiconductor wafer is rinsed continuously with distilled water and/or ammonia.
- the semiconductor wafer is then dried by rapid rotation in a drying station.
- the brush cleaning process illustrated is a single-wafer process, and consequently the wafer throughput is greatly restricted.
- the required loading and unloading of the brush cleaner and of the drying centrifuges additionally makes the cleaning process very time-consuming.
- a wet cleaning process using chemical baths is also used, wherein the semiconductor wafer is slaved through a plurality of successive cleaning baths, during which process in particular the chemically bonded slurry residues on the semiconductor surface are removed.
- This chemical cleaning is followed by rinsing with distilled water and then wafer drying; in this case it is preferable to use the so-called Marangoni drying process, wherein the semiconductor wafers are drawn through an isopropanol solution and are then dried in hot nitrogen.
- Marangoni drying process wherein the semiconductor wafers are drawn through an isopropanol solution and are then dried in hot nitrogen.
- a semiconductor wafer processing method which comprises:
- the chemical mechanical polishing step is used to planarize an oxide, and, in that case the following process steps are carried out, while continuously rotating the semiconductor wafer:
- the chemical mechanical polishing step is used to planarize a layer of metal on the semiconductor wafer.
- the following process steps are carried out, again while continuously rotating the semiconductor wafer:
- the speed with which the semiconductor wafer is rotated is increased for the drying step.
- the semiconductor wafer is stored in a water bath between the chemical mechanical polishing step and the cleaning step.
- the semiconductor wafer is, in succession, firstly rinsed with an etching liquid, then preferably rinsed again with distilled water and then preferably dried using an isopropanol-nitrogen mixture.
- This integrated procedure in accordance with the invention makes it possible to combine the process steps, which have hitherto been carried out separately during cleaning, so that process time can be saved and, at the same time, the wafer throughput can be significantly increased. Furthermore, considerable amounts of etching chemicals and distilled water can be saved in particular as a result of the cleaning operation being carried out with the wafer rotating continuously.
- the etching liquid used is of a HF solution, a buffered HF solution or a solution of H 2 SO 4 , H 2 O 2 and HF.
- Etching solutions of this type can reliably be used to eliminate slurry impurities such as those which occur in particular in oxide or metal planarization with the aid of a chemical mechanical polishing operation.
- a semiconductor wafer processing device comprising:
- a loading and unloading station for placing the semiconductor wafer in the process chamber and a turntable for holding and rotating the semiconductor wafer;
- the process chamber has independent process stations for the individual cleaning steps, and the turntable is displaceable between the process stations.
- the cleaning device has a process chamber which has a loading and unloading station for the semiconductor wafers, a turntable for holding and rotating the semiconductor wafer, and feeds and returns for the process media used to clean the semiconductor wafers.
- a configuration of this type means that only a single process chamber is required for the entire cleaning operation, including the drying, resulting in a significant saving on equipment.
- the semiconductor wafer remains in a single chamber throughout the entire cleaning and drying operation, with the result that in particular the risk of surface defects is significantly reduced.
- a wet handler connecting the loading and unloading station of the process chamber to a chemical mechanical polishing installation. That is, it is preferred for the process chamber for the cleaning and drying operation to be directly connected to the device for chemical mechanical polishing via a wet handler. This allows an integrated polishing and cleaning process, ensuring a minimal defect density on the semiconductor wafer.
- FIG. 1 is a diagrammatic view of a combination installation comprising a chemical mechanical polishing installation and a cleaning station in accordance with the invention
- FIG. 2A are two partial sectional views showing a blind polishing process
- FIG. 2B are two partial sectional views showing a stop layer polishing process
- FIG. 3 is a diagrammatic sectional view of a chemical mechanical polishing installation
- FIG. 4 is a perspective sectional view through a cleaning station according to the invention.
- FIG. 1 there is shown a combination installation composed of a polishing installation 1 , a wet handler 2 and a cleaning station 3 .
- the polishing installation 1 is diagrammatically depicted in cross section in FIG. 3.
- the semiconductor wafer 4 which is to be machined is pressed onto the pad 12 by a rotatable wafer carrier 14 .
- the wafer carrier 14 with the semiconductor wafer 4 secured to it and the polishing table 11 rotate in mutually opposite directions.
- the polishing slurry contains polishing abrasive grains or particles and active chemical additives which allow selective removal of layers on the semiconductor wafer 4 .
- the polishing abrasive grains generally have a mean size of 20 to 500 nm and generally consist of quartz, aluminum oxide or cerium oxide.
- the chemical additives are matched to the layer material which is to be removed. For example, to planarize tungsten, a mixture of Al 2 O 3 and Fe(NO 3 ) 2 is used as the slurry. By contrast, to polish an oxide layer the slurry used is in particular a mixture comprising SiO 2 as abrasive particles, distilled water and NH 3 .
- the chemical mechanical polishing is used primarily to planarize trench fillings, metal plugs in contact holes and vias, and intermediate oxides and intermetal dielectrics.
- the blind polishing process as illustrated in FIG. 2A on the basis of a layer structure comprising an Si substrate 41 , a thin Si 2 N 3 layer 42 and metal interconnects 43 arranged thereon, which are filled with a thick SiO 2 layer 44 , the planarization of the SiO 2 layer 44 is controlled in such a way that the polishing process is stopped while it is still within the SiO 2 layer which is to be polished.
- end point detection it is appropriate to record the thickness of the insulating SiO 2 layer with the aid of a capacity measurement.
- the stop layer polishing process shown in FIG. 2B which is illustrated on the basis of a layer structure comprising a silicon layer 41 with trenches, a thin Si 2 N 3 layer 43 arranged thereon and a thick SiO 2 layer 44 , the polishing process is stopped when the Si 2 N 3 layer 42 which lies beneath the SiO 2 layer 44 is uncovered.
- the end point detection may in this case be effected for example by measuring the current consumption of the rotating wafer carrier, since the current changes when a transition between the layer materials is reached.
- a fundamental problem of chemical mechanical polishing is that slurry residues which adhere to the semiconductor surface after the polishing operation have to be removed. According to the invention, this cleaning takes place in the cleaning installation 3 , the main elements of which are illustrated in more detail in section in FIG. 4.
- the semiconductor wafer 4 which is to be cleaned is transferred directly from the polishing installation 1 to the cleaning station 3 with the aid of the wet handler 2 .
- the wet handler 2 comprises a water bath 21 , wherein the semiconductor wafer which is to be cleaned is temporarily stored before being moved to the cleaning station 3 .
- This continuous structure of polishing installation 1 and cleaning station 3 significantly simplifies execution of the process and significantly reduces the risk of defects being formed on the semiconductor surface during transfer from the polishing installation to the cleaning station.
- the cleaning station 3 has a loading and unloading station 31 which is connected to the wet handler 2 , and a cleaning chamber 32 is connected to the loading and unloading station 31 .
- This cleaning chamber 32 is of substantially cylindrical design and is divided into a plurality of vertically arranged subchambers, in the embodiment shown four stations, between which a rotatably mounted table 33 can be displaced in the vertical direction.
- the semiconductor wafer 4 which is to be cleaned is arranged on this rotary table 33 , the semiconductor wafer being held only at the edge, so that the front and back surfaces can be cleaned simultaneously.
- a feed 34 having in this case five supply lines in order to feed the process medium for the individual cleaning steps for the semiconductor surface into the cleaning chamber 32 .
- a return 35 in order to enable the process media which flow off the semiconductor wafer to be collected and recovered.
- the following process sequence is carried out.
- the semiconductor wafer rotates on the turntable 33 in the cleaning chamber 32 throughout the entire cleaning operation.
- the semiconductor wafer is rinsed with ozonized distilled water.
- the slurry residues are removed from the semiconductor surface using an HF solution.
- the semiconductor wafer is rinsed again with ozonized distilled water.
- the semiconductor wafer is dried using an isopropanol-nitrogen mixture with an increased rotation speed of the turntable 33 .
- This cleaning process sequence enables slurry residues which are formed during oxide planarization by means of chemical mechanical polishing to be removed quickly and effectively. Only a small number of integrated process steps are required, and only small quantities of distilled water and etching solution are needed for the cleaning.
- slurry residues which are formed during the planarization of tungsten with the aid of chemical mechanical polishing are to be removed, this is preferably achieved using the following process sequence.
- the semiconductor wafer 4 rotating constantly on the rotary table 33 , first of all the wafer is rinsed with distilled water, and then the slurry residues are etched away using HF or dilute sulfuric acid with small quantities of HF and H 2 O 2 in succession in the individual subchambers. Then, the semiconductor wafer is rinsed again with distilled water, and then, in the fourth subchamber, is dried with an isopropanol-nitrogen gas mixture at a high rotational speed.
- This process sequence is likewise responsible for effective and rapid removal of slurry residues which remain during tungsten planarization by means of chemical mechanical polishing.
- the process sequence according to the invention can in principle be adapted to all impurities which may occur during chemical mechanical polishing. Therefore, it is within the scope of the invention, over and above the exemplary embodiments presented, in particular to modify the materials and processes described in a suitable way so as to remove residues which remain on a semiconductor wafer during chemical mechanical polishing.
- the features of the invention which are disclosed in the above description, the drawings and the claims may be of importance both individually and in any desired combination for implementing the invention in its various configurations.
Abstract
Description
- This application is a continuation of copending International Application No. PCT/EP01/11582, filed Oct. 8, 2001, which designated the United States and which was not published in English.
- The invention relates to a process for cleaning a surface of a semiconductor wafer following a chemical mechanical polishing step and to a device for carrying out a process of this type.
- Chemical mechanical polishing (CMP) is increasingly being used in the fabrication of semiconductor components, in particular belonging to the sub-0.5 μm generation, to planarize the topology which is produced on the semiconductor wafer during the fabrication processes. The chemical mechanical polishing is used predominantly to level trench fillings, metal plugs, e.g. plugs of tungsten in contact holes and vias, and intermediate oxides and intermetal dielectrics.
- For chemical mechanical polishing, the semiconductor wafer which is to be polished is pressed by a wafer support onto a rotatable polishing table on which there is an elastically perforated pad which contains a polishing slurry. The semiconductor wafer and the polishing table rotate in opposite directions, with the result that the surface of the semiconductor wafer is polished down at the protruding locations until a substantially completely planar wafer surface is reached. In addition to abrasive polishing grains, the polishing slurries generally contain further active chemical additives which allow selective removal of the layers on the semiconductor wafer. In this context, a distinction is drawn between what is known as a blind polishing process, i.e. a polishing process which is stopped within the layer which is to be polished, and what is known as a stop layer polishing process, wherein the polishing operation is selective with respect to a further layer lying below the layer which is being polished.
- During the chemical mechanical polishing operation, slurry impurities are generally left behind on the surface of the semiconductor wafer. The remaining slurry impurities have to be removed in a subsequent cleaning process. For this cleaning operation, after the polishing operation first of all the semiconductor wafers are stored in a water bath, and then the surface impurities are removed using what is known as a brush cleaner. During the brush cleaning, the semiconductor wafer is rinsed continuously with distilled water and/or ammonia. After the brush cleaning process, the semiconductor wafer is then dried by rapid rotation in a drying station. The brush cleaning process illustrated is a single-wafer process, and consequently the wafer throughput is greatly restricted. Furthermore, the required loading and unloading of the brush cleaner and of the drying centrifuges additionally makes the cleaning process very time-consuming. Furthermore, there is a high consumption of distilled water or ammonia during the brush cleaning process.
- Instead of the wafer surface being cleaned with the aid of a brush cleaner, a wet cleaning process using chemical baths is also used, wherein the semiconductor wafer is slaved through a plurality of successive cleaning baths, during which process in particular the chemically bonded slurry residues on the semiconductor surface are removed. This chemical cleaning is followed by rinsing with distilled water and then wafer drying; in this case it is preferable to use the so-called Marangoni drying process, wherein the semiconductor wafers are drawn through an isopropanol solution and are then dried in hot nitrogen. With the wet-chemical cleaning process shown, it is possible to clean a plurality of semiconductor wafers simultaneously, with the result that a high wafer throughput can be achieved. However, in this case too the high consumption of chemicals in the cleaning operation and the high outlay on equipment cause problems.
- It is accordingly an object of the invention to provide a method and a device for cleaning a semiconductor wafer which overcomes the above-mentioned disadvantages of the heretofore-known devices and methods of this general type and which allows the removal of impurities which remain on a semiconductor wafer during chemical mechanical polishing quickly and effectively with little outlay on equipment.
- With the foregoing and other objects in view there is provided, in accordance with the invention, a semiconductor wafer processing method, which comprises:
- subjecting a surface of the semiconductor wafer to a chemical mechanical polishing step; and
- cleaning the wafer surface of the semiconductor wafer by performing the following steps while continuously rotating the semiconductor wafer:
- etching the wafer surface;
- rinsing the wafer surface; and
- drying the wafer surface.
- In accordance with an added feature of the invention, the chemical mechanical polishing step is used to planarize an oxide, and, in that case the following process steps are carried out, while continuously rotating the semiconductor wafer:
- rinsing with ozonized distilled water;
- etching with an HF solution;
- rinsing with ozonized distilled water; and
- drying with a gas mixture of isopropanol and nitrogen.
- In accordance with an additional feature of the invention, the chemical mechanical polishing step is used to planarize a layer of metal on the semiconductor wafer. In that case, the following process steps are carried out, again while continuously rotating the semiconductor wafer:
- etching with an HF solution or an H2SO4 solution with HF and H2O2 additions;
- rinsing with ozonized distilled water; and
- drying with a gas mixture of isopropanol and nitrogen.
- In accordance with another feature of the invention, the speed with which the semiconductor wafer is rotated is increased for the drying step.
- In accordance with a further feature of the invention, the semiconductor wafer is stored in a water bath between the chemical mechanical polishing step and the cleaning step.
- In other words, to clean a surface of a semiconductor wafer following a chemical mechanical polishing step with the semiconductor wafer rotating continuously, the semiconductor wafer is, in succession, firstly rinsed with an etching liquid, then preferably rinsed again with distilled water and then preferably dried using an isopropanol-nitrogen mixture.
- This integrated procedure in accordance with the invention makes it possible to combine the process steps, which have hitherto been carried out separately during cleaning, so that process time can be saved and, at the same time, the wafer throughput can be significantly increased. Furthermore, considerable amounts of etching chemicals and distilled water can be saved in particular as a result of the cleaning operation being carried out with the wafer rotating continuously.
- According to a preferred refinement, the etching liquid used is of a HF solution, a buffered HF solution or a solution of H2SO4, H2O2 and HF. Etching solutions of this type can reliably be used to eliminate slurry impurities such as those which occur in particular in oxide or metal planarization with the aid of a chemical mechanical polishing operation.
- With the above and other objects in view there is also provided, in accordance with the invention, a semiconductor wafer processing device, comprising:
- a device formed with a process chamber for receiving a semiconductor wafer following a chemical mechanical polishing process and for cleaning a surface of the semiconductor wafer with the above-summarized method;
- a loading and unloading station for placing the semiconductor wafer in the process chamber and a turntable for holding and rotating the semiconductor wafer; and
- a feed for process media for cleaning the semiconductor wafer communicating with the process chamber, and a return for the process media for cleaning the semiconductor wafer communicating with the process chamber.
- In accordance with again an added feature of the invention, the process chamber has independent process stations for the individual cleaning steps, and the turntable is displaceable between the process stations.
- In other words, the cleaning device according to the invention has a process chamber which has a loading and unloading station for the semiconductor wafers, a turntable for holding and rotating the semiconductor wafer, and feeds and returns for the process media used to clean the semiconductor wafers. A configuration of this type means that only a single process chamber is required for the entire cleaning operation, including the drying, resulting in a significant saving on equipment. Furthermore, the semiconductor wafer remains in a single chamber throughout the entire cleaning and drying operation, with the result that in particular the risk of surface defects is significantly reduced.
- In accordance with a concomitant feature of the invention, there is provided a wet handler connecting the loading and unloading station of the process chamber to a chemical mechanical polishing installation. That is, it is preferred for the process chamber for the cleaning and drying operation to be directly connected to the device for chemical mechanical polishing via a wet handler. This allows an integrated polishing and cleaning process, ensuring a minimal defect density on the semiconductor wafer.
- Other features which are considered as characteristic for the invention are set forth in the appended claims.
- Although the invention is illustrated and described herein as embodied in a process and device for cleaning a semiconductor wafer, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.
- The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.
- FIG. 1 is a diagrammatic view of a combination installation comprising a chemical mechanical polishing installation and a cleaning station in accordance with the invention;
- FIG. 2A are two partial sectional views showing a blind polishing process;
- FIG. 2B are two partial sectional views showing a stop layer polishing process;
- FIG. 3 is a diagrammatic sectional view of a chemical mechanical polishing installation; and
- FIG. 4 is a perspective sectional view through a cleaning station according to the invention.
- Referring now to the figures of the drawing in detail and first, particularly, to FIG. 1 thereof, there is shown a combination installation composed of a polishing
installation 1, awet handler 2 and acleaning station 3. The polishinginstallation 1 is diagrammatically depicted in cross section in FIG. 3. On a rotatably arranged polishing table 11 there is an elastically perforatedpad 12 which is impregnated with polishing slurry via afeed 13. Thesemiconductor wafer 4 which is to be machined is pressed onto thepad 12 by arotatable wafer carrier 14. Thewafer carrier 14 with thesemiconductor wafer 4 secured to it and the polishing table 11 rotate in mutually opposite directions. - The polishing slurry contains polishing abrasive grains or particles and active chemical additives which allow selective removal of layers on the
semiconductor wafer 4. The polishing abrasive grains generally have a mean size of 20 to 500 nm and generally consist of quartz, aluminum oxide or cerium oxide. The chemical additives are matched to the layer material which is to be removed. For example, to planarize tungsten, a mixture of Al2O3 and Fe(NO3)2 is used as the slurry. By contrast, to polish an oxide layer the slurry used is in particular a mixture comprising SiO2 as abrasive particles, distilled water and NH3. - The chemical mechanical polishing is used primarily to planarize trench fillings, metal plugs in contact holes and vias, and intermediate oxides and intermetal dielectrics. In this context, a distinction is drawn between two polishing processes which are illustrated in FIGS. 2A and 2B. In what is known as the blind polishing process, as illustrated in FIG. 2A on the basis of a layer structure comprising an
Si substrate 41, a thin Si2N3 layer 42 andmetal interconnects 43 arranged thereon, which are filled with a thick SiO2 layer 44, the planarization of the SiO2 layer 44 is controlled in such a way that the polishing process is stopped while it is still within the SiO2 layer which is to be polished. In this case, by way of example, for end point detection it is appropriate to record the thickness of the insulating SiO2 layer with the aid of a capacity measurement. In the case of the stop layer polishing process shown in FIG. 2B, which is illustrated on the basis of a layer structure comprising asilicon layer 41 with trenches, a thin Si2N3 layer 43 arranged thereon and a thick SiO2 layer 44, the polishing process is stopped when the Si2N3 layer 42 which lies beneath the SiO2 layer 44 is uncovered. The end point detection may in this case be effected for example by measuring the current consumption of the rotating wafer carrier, since the current changes when a transition between the layer materials is reached. - A fundamental problem of chemical mechanical polishing is that slurry residues which adhere to the semiconductor surface after the polishing operation have to be removed. According to the invention, this cleaning takes place in the
cleaning installation 3, the main elements of which are illustrated in more detail in section in FIG. 4. Thesemiconductor wafer 4 which is to be cleaned is transferred directly from the polishinginstallation 1 to the cleaningstation 3 with the aid of thewet handler 2. Thewet handler 2 comprises awater bath 21, wherein the semiconductor wafer which is to be cleaned is temporarily stored before being moved to the cleaningstation 3. This continuous structure of polishinginstallation 1 and cleaningstation 3 significantly simplifies execution of the process and significantly reduces the risk of defects being formed on the semiconductor surface during transfer from the polishing installation to the cleaning station. - The
cleaning station 3 according to the invention has a loading and unloadingstation 31 which is connected to thewet handler 2, and acleaning chamber 32 is connected to the loading and unloadingstation 31. This cleaningchamber 32 is of substantially cylindrical design and is divided into a plurality of vertically arranged subchambers, in the embodiment shown four stations, between which a rotatably mounted table 33 can be displaced in the vertical direction. Thesemiconductor wafer 4 which is to be cleaned is arranged on this rotary table 33, the semiconductor wafer being held only at the edge, so that the front and back surfaces can be cleaned simultaneously. - Furthermore, above the rotary table33 there is a
feed 34 having in this case five supply lines in order to feed the process medium for the individual cleaning steps for the semiconductor surface into the cleaningchamber 32. Furthermore, at each of the subchambers of the cleaningchamber 32 there is areturn 35 in order to enable the process media which flow off the semiconductor wafer to be collected and recovered. The provision of a plurality of process levels arranged above one another in the form of subchambers between which the rotary table 33 can be moved makes it possible to provide in each case a separate process station for the successive cleaning steps, so that the process media used in the cleaning chamber can be cleanly separated from one another. Furthermore, the cleaning station may be designed in such a way that a plurality of cleaning chambers arranged in parallel are provided, so that a larger batch of semiconductor wafers can be cleaned simultaneously and in this way a high throughput is achieved. - In order, after a chemical mechanical polishing operation carried out on an oxide layer on the semiconductor wafer, to remove the slurry residues which remain, according to the invention the following process sequence is carried out. The semiconductor wafer rotates on the
turntable 33 in thecleaning chamber 32 throughout the entire cleaning operation. In the first subchamber, the semiconductor wafer is rinsed with ozonized distilled water. Then, in the second subchamber, the slurry residues are removed from the semiconductor surface using an HF solution. Then, in the third subchamber, the semiconductor wafer is rinsed again with ozonized distilled water. Finally, in the fourth subchamber, the semiconductor wafer is dried using an isopropanol-nitrogen mixture with an increased rotation speed of theturntable 33. This cleaning process sequence enables slurry residues which are formed during oxide planarization by means of chemical mechanical polishing to be removed quickly and effectively. Only a small number of integrated process steps are required, and only small quantities of distilled water and etching solution are needed for the cleaning. - If, according to the invention, slurry residues which are formed during the planarization of tungsten with the aid of chemical mechanical polishing are to be removed, this is preferably achieved using the following process sequence. With the
semiconductor wafer 4 rotating constantly on the rotary table 33, first of all the wafer is rinsed with distilled water, and then the slurry residues are etched away using HF or dilute sulfuric acid with small quantities of HF and H2O2 in succession in the individual subchambers. Then, the semiconductor wafer is rinsed again with distilled water, and then, in the fourth subchamber, is dried with an isopropanol-nitrogen gas mixture at a high rotational speed. This process sequence is likewise responsible for effective and rapid removal of slurry residues which remain during tungsten planarization by means of chemical mechanical polishing. - If the etching and rinsing liquids are selected appropriately, the process sequence according to the invention can in principle be adapted to all impurities which may occur during chemical mechanical polishing. Therefore, it is within the scope of the invention, over and above the exemplary embodiments presented, in particular to modify the materials and processes described in a suitable way so as to remove residues which remain on a semiconductor wafer during chemical mechanical polishing. The features of the invention which are disclosed in the above description, the drawings and the claims may be of importance both individually and in any desired combination for implementing the invention in its various configurations.
Claims (10)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10052762A DE10052762A1 (en) | 2000-10-25 | 2000-10-25 | Method and device for cleaning a semiconductor wafer |
DE10052762 | 2000-10-25 | ||
DE10052762.0 | 2000-10-25 | ||
PCT/EP2001/011582 WO2002035598A1 (en) | 2000-10-25 | 2001-10-08 | Method and device for cleaning a semiconductor wafer |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2001/011582 Continuation WO2002035598A1 (en) | 2000-10-25 | 2001-10-08 | Method and device for cleaning a semiconductor wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030186553A1 true US20030186553A1 (en) | 2003-10-02 |
US6833324B2 US6833324B2 (en) | 2004-12-21 |
Family
ID=7660932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/424,173 Expired - Fee Related US6833324B2 (en) | 2000-10-25 | 2003-04-25 | Process and device for cleaning a semiconductor wafer |
Country Status (6)
Country | Link |
---|---|
US (1) | US6833324B2 (en) |
EP (1) | EP1328968A1 (en) |
JP (1) | JP2004512693A (en) |
KR (1) | KR100543928B1 (en) |
DE (1) | DE10052762A1 (en) |
WO (1) | WO2002035598A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030216046A1 (en) * | 2002-05-15 | 2003-11-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and system for reducing wafer edge tungsten residue utilizing a spin etch |
US20080149136A1 (en) * | 2006-12-20 | 2008-06-26 | Joon-Ku Yoon | Method of cleaning semiconductor device |
CN101217108B (en) * | 2008-01-02 | 2010-06-09 | 株洲南车时代电气股份有限公司 | A chip table top etching device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100604051B1 (en) * | 2004-06-30 | 2006-07-24 | 동부일렉트로닉스 주식회사 | Gate oxide pre-cleaning method |
KR100644054B1 (en) * | 2004-12-29 | 2006-11-10 | 동부일렉트로닉스 주식회사 | Cleaning apparatus and gate oxide pre-cleaning method |
US20080289660A1 (en) * | 2007-05-23 | 2008-11-27 | Air Products And Chemicals, Inc. | Semiconductor Manufacture Employing Isopropanol Drying |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4903717A (en) * | 1987-11-09 | 1990-02-27 | Sez Semiconductor-Equipment Zubehoer Fuer die Halbleiterfertigung Gesellschaft m.b.H | Support for slice-shaped articles and device for etching silicon wafers with such a support |
US5442828A (en) * | 1992-11-30 | 1995-08-22 | Ontrak Systems, Inc. | Double-sided wafer scrubber with a wet submersing silicon wafer indexer |
US5779520A (en) * | 1993-11-09 | 1998-07-14 | Sony Corporation | Method and apparatus of polishing wafer |
US5807439A (en) * | 1997-09-29 | 1998-09-15 | Siemens Aktiengesellschaft | Apparatus and method for improved washing and drying of semiconductor wafers |
US5882433A (en) * | 1995-05-23 | 1999-03-16 | Tokyo Electron Limited | Spin cleaning method |
US5964953A (en) * | 1998-05-26 | 1999-10-12 | Memc Electronics Materials, Inc. | Post-etching alkaline treatment process |
US5996594A (en) * | 1994-11-30 | 1999-12-07 | Texas Instruments Incorporated | Post-chemical mechanical planarization clean-up process using post-polish scrubbing |
US5997653A (en) * | 1996-10-07 | 1999-12-07 | Tokyo Electron Limited | Method for washing and drying substrates |
US6017437A (en) * | 1997-08-22 | 2000-01-25 | Cutek Research, Inc. | Process chamber and method for depositing and/or removing material on a substrate |
US6026830A (en) * | 1997-03-28 | 2000-02-22 | Taiwan Semiconductor Manufacturing Company | Post-CMP cleaner apparatus and method |
US6099662A (en) * | 1999-02-11 | 2000-08-08 | Taiwan Semiconductor Manufacturing Company | Process for cleaning a semiconductor substrate after chemical-mechanical polishing |
US6169038B1 (en) * | 1998-02-17 | 2001-01-02 | Sez Semiconductor-Equipment Zubehor Fur Die Halbleiterfertigung Ag | Method for rough-etching a semiconductor surface |
US6557242B1 (en) * | 1998-04-10 | 2003-05-06 | International Business Machines Corporation | Method of making a write head with self-aligned pedestal shaped pole tips that are separated by a zero throat height defining layer |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09270412A (en) * | 1996-04-01 | 1997-10-14 | Canon Inc | Cleaning device and method |
EP0805000A1 (en) * | 1996-05-02 | 1997-11-05 | MEMC Electronic Materials, Inc. | Semiconductor wafer post-polish clean and dry method and apparatus |
EP0905747B1 (en) * | 1997-09-24 | 2005-11-30 | Interuniversitair Micro-Elektronica Centrum Vzw | Method and apparatus for removing a liquid from a surface of a rotating substrate |
DE19801360A1 (en) * | 1998-01-16 | 1999-07-22 | Sez Semiconduct Equip Zubehoer | Method for cleaning, etching, or smoothing semiconductor wafer coated surfaces |
JP2000003897A (en) | 1998-06-16 | 2000-01-07 | Sony Corp | Method and device for cleaning substrate |
-
2000
- 2000-10-25 DE DE10052762A patent/DE10052762A1/en not_active Withdrawn
-
2001
- 2001-10-08 JP JP2002538478A patent/JP2004512693A/en active Pending
- 2001-10-08 EP EP01988947A patent/EP1328968A1/en not_active Withdrawn
- 2001-10-08 KR KR1020037005115A patent/KR100543928B1/en not_active IP Right Cessation
- 2001-10-08 WO PCT/EP2001/011582 patent/WO2002035598A1/en active IP Right Grant
-
2003
- 2003-04-25 US US10/424,173 patent/US6833324B2/en not_active Expired - Fee Related
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4903717A (en) * | 1987-11-09 | 1990-02-27 | Sez Semiconductor-Equipment Zubehoer Fuer die Halbleiterfertigung Gesellschaft m.b.H | Support for slice-shaped articles and device for etching silicon wafers with such a support |
US5442828A (en) * | 1992-11-30 | 1995-08-22 | Ontrak Systems, Inc. | Double-sided wafer scrubber with a wet submersing silicon wafer indexer |
US5779520A (en) * | 1993-11-09 | 1998-07-14 | Sony Corporation | Method and apparatus of polishing wafer |
US5996594A (en) * | 1994-11-30 | 1999-12-07 | Texas Instruments Incorporated | Post-chemical mechanical planarization clean-up process using post-polish scrubbing |
US5882433A (en) * | 1995-05-23 | 1999-03-16 | Tokyo Electron Limited | Spin cleaning method |
US5997653A (en) * | 1996-10-07 | 1999-12-07 | Tokyo Electron Limited | Method for washing and drying substrates |
US6026830A (en) * | 1997-03-28 | 2000-02-22 | Taiwan Semiconductor Manufacturing Company | Post-CMP cleaner apparatus and method |
US6017437A (en) * | 1997-08-22 | 2000-01-25 | Cutek Research, Inc. | Process chamber and method for depositing and/or removing material on a substrate |
US5807439A (en) * | 1997-09-29 | 1998-09-15 | Siemens Aktiengesellschaft | Apparatus and method for improved washing and drying of semiconductor wafers |
US6169038B1 (en) * | 1998-02-17 | 2001-01-02 | Sez Semiconductor-Equipment Zubehor Fur Die Halbleiterfertigung Ag | Method for rough-etching a semiconductor surface |
US6557242B1 (en) * | 1998-04-10 | 2003-05-06 | International Business Machines Corporation | Method of making a write head with self-aligned pedestal shaped pole tips that are separated by a zero throat height defining layer |
US5964953A (en) * | 1998-05-26 | 1999-10-12 | Memc Electronics Materials, Inc. | Post-etching alkaline treatment process |
US6099662A (en) * | 1999-02-11 | 2000-08-08 | Taiwan Semiconductor Manufacturing Company | Process for cleaning a semiconductor substrate after chemical-mechanical polishing |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030216046A1 (en) * | 2002-05-15 | 2003-11-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and system for reducing wafer edge tungsten residue utilizing a spin etch |
US6881675B2 (en) * | 2002-05-15 | 2005-04-19 | Taiwan Semiconductor Manufacturing Co, Ltd. | Method and system for reducing wafer edge tungsten residue utilizing a spin etch |
US20080149136A1 (en) * | 2006-12-20 | 2008-06-26 | Joon-Ku Yoon | Method of cleaning semiconductor device |
CN101217108B (en) * | 2008-01-02 | 2010-06-09 | 株洲南车时代电气股份有限公司 | A chip table top etching device |
Also Published As
Publication number | Publication date |
---|---|
KR20040004400A (en) | 2004-01-13 |
WO2002035598A1 (en) | 2002-05-02 |
EP1328968A1 (en) | 2003-07-23 |
DE10052762A1 (en) | 2002-05-16 |
JP2004512693A (en) | 2004-04-22 |
KR100543928B1 (en) | 2006-01-20 |
US6833324B2 (en) | 2004-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3326642B2 (en) | Substrate post-polishing treatment method and polishing apparatus used therefor | |
US7172979B2 (en) | Substrate processing apparatus and method | |
US9711381B2 (en) | Methods and apparatus for post-chemical mechanical planarization substrate cleaning | |
US6099662A (en) | Process for cleaning a semiconductor substrate after chemical-mechanical polishing | |
US6145148A (en) | Method and apparatus for cleaning of semiconductor substrates using hydrofluoric acid (HF) | |
US6722964B2 (en) | Polishing apparatus and method | |
US20030051812A1 (en) | Method and apparatus for polishing a substrate | |
JP4127926B2 (en) | Polishing method | |
US20060191560A1 (en) | Substrate brush scrubbing and proximity cleaning-drying sequence using compatible chemistries, and method, apparatus, and system for implementing the same | |
US7045018B2 (en) | Substrate brush scrubbing and proximity cleaning-drying sequence using compatible chemistries, and method, apparatus, and system for implementing the same | |
US6833324B2 (en) | Process and device for cleaning a semiconductor wafer | |
JP2001135605A (en) | Manufacturing method of semiconductor device | |
US7235135B2 (en) | Substrate processing apparatus and substrate processing method | |
JP2001358110A (en) | Scrub-cleaning device and manufacturing method for semiconductor device using the same | |
EP1145287A1 (en) | Method and apparatus for cleaning a semiconductor wafer | |
KR100443084B1 (en) | Method and apparatus for polishing of Cu layer and method for forming of wiring using Cu | |
US11929264B2 (en) | Drying system with integrated substrate alignment stage | |
US6579798B2 (en) | Processes for chemical-mechanical polishing of a semiconductor wafer | |
JP3556148B2 (en) | Wafer polishing equipment | |
US6558228B1 (en) | Method of unloading substrates in chemical-mechanical polishing apparatus | |
JP2001345293A (en) | Method and apparatus for chemical mechanical polishing | |
JP2001287142A (en) | Substrate edge polishing device | |
KR100687425B1 (en) | Polisher/cleaning apparatus and method for semiconductor wafer | |
EP1111659A2 (en) | Apparatus and methods of chemical mechanical polishing | |
JPH08330398A (en) | Wafer processing method and device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BONSDORF, GRIT;DICKENSCHEID, WOLFGANG;REEL/FRAME:015976/0828;SIGNING DATES FROM 20030414 TO 20030512 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: QIMONDA AG,GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023768/0001 Effective date: 20060425 Owner name: QIMONDA AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023768/0001 Effective date: 20060425 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001 Effective date: 20141009 |
|
AS | Assignment |
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036615/0885 Effective date: 20150708 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20161221 |