US20030199117A1 - Method for fabricating array substrate for x-ray detector - Google Patents
Method for fabricating array substrate for x-ray detector Download PDFInfo
- Publication number
- US20030199117A1 US20030199117A1 US10/436,070 US43607003A US2003199117A1 US 20030199117 A1 US20030199117 A1 US 20030199117A1 US 43607003 A US43607003 A US 43607003A US 2003199117 A1 US2003199117 A1 US 2003199117A1
- Authority
- US
- United States
- Prior art keywords
- gate
- over
- electrode
- array substrate
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 62
- 238000000034 method Methods 0.000 title abstract description 18
- 239000003990 capacitor Substances 0.000 claims abstract description 106
- 238000005530 etching Methods 0.000 claims abstract description 78
- 238000005520 cutting process Methods 0.000 claims abstract description 30
- 238000004519 manufacturing process Methods 0.000 claims abstract description 28
- 238000009413 insulation Methods 0.000 claims description 78
- 239000004020 conductor Substances 0.000 claims description 25
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 claims description 23
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 16
- 229910004205 SiNX Inorganic materials 0.000 claims description 16
- 238000000151 deposition Methods 0.000 claims description 16
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 12
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 12
- 238000000059 patterning Methods 0.000 claims description 10
- 239000010409 thin film Substances 0.000 claims description 10
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 7
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 claims description 7
- -1 acryl Chemical group 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 4
- 230000005611 electricity Effects 0.000 abstract description 4
- 230000003068 static effect Effects 0.000 abstract description 4
- 229910052751 metal Inorganic materials 0.000 description 17
- 239000002184 metal Substances 0.000 description 17
- 229910021417 amorphous silicon Inorganic materials 0.000 description 15
- 238000003860 storage Methods 0.000 description 11
- 239000000126 substance Substances 0.000 description 9
- 239000010408 film Substances 0.000 description 7
- 229910000838 Al alloy Inorganic materials 0.000 description 6
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 6
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 6
- 229910052787 antimony Inorganic materials 0.000 description 6
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 229910052750 molybdenum Inorganic materials 0.000 description 6
- 239000011733 molybdenum Substances 0.000 description 6
- 229910052715 tantalum Inorganic materials 0.000 description 6
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 6
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 6
- 229910052721 tungsten Inorganic materials 0.000 description 6
- 239000010937 tungsten Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000001312 dry etching Methods 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000003745 diagnosis Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14658—X-ray, gamma-ray or corpuscular radiation imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14687—Wafer level processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/14689—MOS based technologies
Definitions
- the present invention relates to X-ray detectors. More particularly, it relates to Thin Film Transistor (TFT) array substrates for use in X-ray detectors.
- TFT Thin Film Transistor
- a widely used method of medical diagnosis is the X-ray film.
- films produce photographic images, time consuming film-processing procedures are required to obtain the results.
- digital X-ray sensing devices referred to hereinafter as X-ray detectors
- Such X-ray sensing devices have the advantage of providing real time diagnosis.
- FIG. 1 is a cross-sectional view illustrating one pixel of an array substrate of a conventional X-ray sensing device.
- That X-ray sensing device includes a Thin Film Transistor (TFT) “T” on a substrate 1 , a photoconductive film 2 , and various conductive elements that are described subsequently.
- TFT Thin Film Transistor
- the photoconductive film 2 produces electron-hole pairs 6 in proportion to the strength of external radiation.
- the photoconductive film 2 acts as a photoelectric transducer that converts incident X-rays into electron-hole pairs 6 .
- An external voltage Ev is applied across a conductive electrode 7 and a pixel electrode 62 . That voltage causes the electron-hole pairs 6 in the photoconductive film 2 to separate such that X-ray induced electrical charges accumulate in the pixel electrode 62 .
- Those electrical charges are applied to a second capacitor electrode 60 , and are consequently stored in a storage capacitor “S” formed by the second capacitor electrode 60 and a first capacitor electrode 58 that is formed over a ground line 42 .
- the pixel electrode 62 , the first capacitor electrode 58 and the second capacitor electrode 60 are beneficially comprised of a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO). Furthermore, an insulating dielectric layer 15 is interposed between the first capacitor electrode 58 and the second electrode 60 . That dielectric layer is beneficially comprised of Silicon Nitride (SiN x ).
- the TFT “T” connects to the storage capacitor “S” such that electrical charges accumulated on the storage capacitor “S” can flow through the TFT “T” and into the data integrated circuit (not shown) when the TFT “T” is turned ON by the scanning integrated circuit (not shown).
- FIG. 2 is a plan view illustrating several pixels of an array substrate for an X-ray sensing device according to the conventional art.
- Gate lines 50 are arranged in a transverse direction and data lines 53 are arranged in a longitudinal direction.
- Gate pads 87 are formed at each end of each gate line 50 . Those gate pads are associated with gate pad contact holes 96 .
- the gate pads formed at one end of the gate line are cut off during a subsequently process of bonding two substrates to form a large substrate, following a short/open-circuit test.
- the cutting portion called a tiling portion “A,” is used for tiling array substrates to form a large-sized X-ray image detector.
- External drive circuitry connects to the other gate pads 87 through the gate pad contact holes 96 using a Wire Bonding method.
- the gate pads 87 also connect to a gate shorting bar that makes the gate pads have equipotentials. The shorting bar is used during the short/open-circuit testing.
- a TFT “T” is formed near each crossing of the gate and data lines 50 and 53 (for simplicity only one TFT “T” is shown in detail in FIG. 2). Each TFT acts as a switching element.
- a ground line 42 is arranged perpendicular to the gate lines 50 . The ground line 42 acts as a common line for the neighboring pixels.
- a first capacitor electrode 58 and a second capacitor electrode 60 of a storage capacitor “S” are located in each pixel area, with the pixel areas being the regions between the gate lines and the data lines. Additionally, as shown in FIG. 1 but not shown in FIG. 2, a dielectric layer 15 of Silicon Nitride (SiN x ) is interposed between first capacitor electrodes 58 and the second capacitor electrodes 60 . Pixel electrodes 62 that extend over the TFTs “T” are then located in the pixel areas. Although not shown in FIG. 2, but as shown in FIG. 1, in order to store the holes which are generated in the photoconductive film 2 , each pixel electrode 62 electrically connects to the second capacitor electrode 60 of that pixel. Furthermore, each pixel electrode 62 is electrically connected to a drain electrode 33 of that pixel's TFT “T” via a drain contact hole 85 .
- FIGS. 3A to 3 E are cross-sectional views taken along lines I-I, II-II and III-III.
- a first metal layer is formed on a substrate 71 by depositing a metallic material such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb).
- a gate line 50 , a gate electrode 73 that extends from the gate line 50 , and a gate pad (not shown) on each end of the gate line 50 are then formed by patterning the first metal layer. Simultaneously formed are a shorting bar (not shown) and a shorting bar connector (also not shown) that connects the gate pads to the shorting bar.
- a first insulation layer 75 is deposited over the substrate 71 and over the first metal layer.
- the first insulation layer 75 can be comprised of an inorganic substance, such as silicon Nitride (SiN x ) or Silicon Oxide (SiO x ), or of an organic substance such as BCB (Benzocyclobutene) or an acryl. Silicon Nitride (SiN x ) is assumed to be employed hereinafter.
- a pure amorphous silicon (a-Si:H) layer and a doped amorphous silicon (n + a-Si:H) layer are sequentially formed over the first insulation layer 75 .
- Those silicon layers are then patterned to form an active layer 86 and an ohmic contact layer 91 .
- CVD Chemical Vapor Deposition
- Ion Injection Method is beneficially used to form the doped amorphous silicon layer.
- a source electrode 32 , a drain electrode 33 , and a ground line 42 are then formed.
- a second conductive metal layer of Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb) is deposited.
- the second conductive metal layer is then patterned to form the source electrode 32 , which extends from the data line (reference element 53 of FIG. 2) over the gate electrode 73 ; the drain electrode 33 , which is spaced apart from the source electrode 32 and over the gate electrode 73 ; and the ground line 42 , which crosses under the storage capacitor “S” (see FIG. 2).
- a portion of the ohmic contact layer 91 on the active layer 86 is then etched to form a channel region using the source and drain electrodes 32 and 33 as masks.
- the TFT “T” see FIG. 2 is complete.
- the first capacitor electrode 58 is formed over the ground line 42 by depositing and patterning a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO).
- ITO Indium-Tin-Oxide
- IZO Indium-Zinc-Oxide
- a dielectric protection layer 81 is then formed over the TFT, over the first capacitor electrode 58 , and over the first insulation layer 75 by depositing Silicon Nitride (SiN x ).
- SiN x Silicon Nitride
- a second capacitor electrode 60 which corresponds in size to the first capacitor electrode 58 , is then formed on the protection layer 81 and over the first capacitor electrode 58 .
- the second capacitor electrode 60 is beneficially comprised of Indium-Tin-Oxide (ITO) or of Indium-Zinc-Oxide (IZO).
- a second insulation layer 83 is then formed, beneficially by depositing an organic substance such as BCB (Benzocyclobutene). BCB is a good choice because it has a low dielectric permittivity.
- BCB is a good choice because it has a low dielectric permittivity.
- the second insulation layer 83 and the protection layer 81 are etched to form a drain contact hole 85 over the drain electrode 33 .
- a capacitor electrode contact hole 95 is formed by etching the second insulation layer 83 over the second capacitor electrode 60 .
- a cutting furrow 99 to the tiling portion “A” see FIG.
- the cutting portion of the gate line 50 i.e., the tiling portion “A,” is cut after the panel is completed.
- the cutting portion is utilized for tiling substrates to form a large-sized X-ray detector.
- a pixel electrode 62 which connects to the drain electrode 33 via the drain contact hole 85 and to the first capacitor electrode 60 via the capacitor electrode contact hole 95 , is formed by depositing and patterning a transparent conductive material such as ITO or IZO. However, the transparent conductive material deposited on the cutting furrow 99 and on the gate pad contact hole (not shown) should be removed. Since the pixel electrode 62 is conductive, the pixel electrode 62 and the second capacitor electrode 60 have an equipotential.
- the drain contact hole 85 is formed by etching the second insulation layer 83 and the protection layer 81
- the capacitor electrode contact hole 95 is formed by etching the second insulation layer 83
- the cutting furrow 99 is formed by etching the second insulation layer 83 , the protection layer 81 and the first insulation layer 75 . Further, all those openings are all etched at the same time. However, when etching the different layers (the first insulation layer 75 , the protection layer 81 and the second insulation layer 83 ) it is difficult to accurately control the etching process.
- the etching process is controlled by monitoring a gas that is produced by a chemical reaction between the etching gas and the insulation or protection layers using an electrical device, referred to as an EPD (end point detector).
- EPD end point detector
- the EPD converts the amount of the produced gas to an electrical voltage.
- the duration of the etching can be controlled based upon the electrical voltage.
- An object of this invention is to provide an array substrate for use in an X-ray sensing device wherein over-etching while forming contact holes is prevented. Furthermore, it is an object of the present invention to provide a structure resistant to open gate lines caused by static electricity.
- the principles of the present invention provide a method of fabricating an array substrate for use in an X-ray sensing device.
- Such a method includes forming a gate line having a gate electrode and a gate pad on a substrate.
- a first insulation layer is then formed on the gate line, on the gate electrode, on the gate pad, and on the substrate.
- An active layer is then formed on the first insulation layer and over the gate electrode.
- Source and drain electrodes, a data line, and a ground line are then formed.
- the source and drain electrodes are located on the active layer, over the gate electrode, and spaced apart from each other.
- the data line, which is formed in electrical contact with the source electrode, and the gate line define a pixel region.
- the ground line is formed such that it crosses the pixel region in one direction.
- a thin film transistor is then completed by etching a channel.
- a first capacitor electrode and an etching stopper are then formed. The first capacitor electrode contacts the ground line and the etching stopper is located in a tiling portion and over the gate line (or its gate pad).
- a protection layer is then formed on the thin film transistor, on the first capacitor electrode, on the first insulation layer, and on the etching stopper.
- a second capacitor electrode that corresponds in size to the first capacitor electrode is then formed on the protection layer and over the first capacitor electrode.
- a second insulation layer is then formed on the protection layer and on the second capacitor electrode.
- a drain contact hole, a capacitor electrode contact hole, a cutting furrow, and a gate pad contact hole are formed.
- the drain contact hole is formed over the drain electrode by etching the second insulation layer and the protection layer.
- the capacitor electrode contact hole is formed over the second capacitor electrode by etching the protection layer.
- the cutting furrow and the gate pad contact hole are formed over the etching stopper by etching the second insulation layer and the protection layer.
- a transparent conductive material is deposited on the second insulation layer and in the contact holes and cutting furrow.
- a pixel electrode is then formed by patterning the transparent conductive material such that the pixel electrode contacts the drain electrode through the drain contact hole and contacts the second capacitor electrode through the capacitor electrode contact hole.
- the method continues by simultaneously etching the transparent conductive material and the etching stopper in the cutting furrow; and then etching the portion of the first insulation layer in the cutting furrow and over the gate pad.
- the first insulation layer is comprised of a material selected from a group consisting of Silicon Nitride (SiNx), Silicon Oxide (SiOx), BCB (Benzocyclobutene) and acryl.
- the first and second capacitor electrodes and the pixel electrode are comprised of a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO).
- ITO Indium-Tin-Oxide
- IZO Indium-Zinc-Oxide
- the principles of the present invention further provide a method of fabricating an array substrate, including: forming a gate-protruded portion extended from a gate line near the etching stopper; forming a gate line contact hole over the gate-protruded portion by etching the first insulation layer; and forming a stopper-protruded portion over the gate-protruded portion, the stopper-protruded portion extended from the etching stopper, wherein the etching stopper electrically contacts the gate line through the gate line contact hole.
- the protection layer is made of Silicon Nitride (SiNx).
- the second insulation layer is made of BCB (Benzocyclobutene).
- FIG. 1 is a cross-sectional view of one pixel of a conventional X-ray sensing device
- FIG. 2 is a plan view of a conventional array substrate having pixels as in FIG. 1;
- FIGS. 3A to 3 E are cross sectional views taken along lines I-I, II-II and III-III of FIG. 2 and illustrate the manufacturing steps for that array substrate;
- FIG. 4 is a partial plan view of an array substrate for use in an X-ray detector that is in accord with the principles of the present invention
- FIGS. 5A to 5 F are cross sectional views taken along lines IV-IV, V-V and VI-VI of FIG. 4 and illustrate the manufacturing steps for that array substrate;
- FIG. 6 is a partial plan view of an array substrate for use in another X-ray detector that is in accord with the principles of the present invention.
- FIGS. 7A to 7 F are cross sectional views taken along lines VII-VII, VIII-VIII and IX-IX of FIG. 6 and illustrate the manufacturing steps for that array substrate.
- FIG. 4 is a partial plan view of an array substrate for use in the X-ray detector that is in, accord with the principles of the present invention.
- a gate line 150 and a data line 153 cross each other and define a storage capacitor area “S.”
- a TFT “T” is positioned near the crossing of the gate and data lines 150 and 153 .
- a ground line 142 in parallel to the data line 153 crosses the storage capacitor “S.”
- a tiling portion “A” that perpendicularly crosses the plural gate lines 150 has an etching stopper 169 .
- FIGS. 5A to 5 F are cross sectional views taken along lines IV-IV, V-V and VI-VI of FIG. 4 and illustrate the manufacturing steps for that array substrate.
- a first metal layer is formed on a substrate 171 by depositing a metallic material such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb).
- the first metal layer is patterned to form a gate line 150 and a gate electrode 173 that extends from the gate line 150 .
- a gate pad 187 at each end of the gate line 150 is also formed by patterning the first metal layer.
- the gate pads at one end of the gate lines are subsequently cut off, with the cutting portion being the tiling portion “A.”
- the tiling portion is utilized for tiling substrates together to form a large array substrate.
- the first insulation layer is an inorganic substance such as Silicon Nitride (SiNx) or Silicon Oxide (SiOx), or an organic substance such as BCB (Benzocyclobutene) or an acryl. Silicon Nitride (SiNx) is beneficially employed in the embodiment of FIG. 4.
- a pure amorphous silicon (a-Si:H) layer and a doped amorphous silicon (n+ a-Si:H) layer are then sequentially formed over the first insulation layer 175 .
- Those silicon layers are then patterned to form an active layer 186 and an ohmic contact layer 191 .
- Either CVD (Chemical Vapor Deposition) or an Ion Injection Method are beneficial in forming the doped amorphous silicon layer.
- a source electrode 132 , a drain electrode 133 , and a ground line 142 are then simultaneously formed.
- a second conductive metal layer of Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb) is deposited. That second conductive metal layer is then patterned to form the source electrode 132 , the drain electrode 133 , and the ground line 142 .
- the source electrode 132 is formed over the gate electrode 173 as an extension of the data line 153 .
- the drain electrode 133 is formed over the gate electrode 173 and spaced apart from the source electrode 132 .
- the ground line 142 crosses under the storage capacitor area “S.” A portion of the ohmic contact layer 191 on the active layer 186 is then etched to form a channel region using the source and drain electrodes 132 and 133 as masks. Thus, the TFT “T” (see FIG. 4) is completed.
- a first capacitor electrode 158 is then formed on the ground line 142 by depositing and patterning a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO). As shown, the first capacitor electrode 158 is in contact with the ground line 142 .
- an etching stopper 169 is simultaneously formed on the first insulation layer 175 and in the tiling portion “A” (see FIG. 4) using the transparent conductive material.
- the etching stopper 169 is also formed over the gate pads 187 that are arranged at one end of the gate lines.
- a Silicon Nitride (SiN x ) dielectric protection layer 181 is then formed over the TFT “T,” over the first capacitor electrode 158 , over the etching stopper 169 , and over the first insulation layer 175 .
- the first insulation layer 175 and the protection layer 181 are stacked over the gate pad (see 187 of FIG. 4) and over the gate line 150 .
- a second capacitor 160 that corresponds in size to the first capacitor electrode 158 is then formed on the protection layer 181 over the first capacitor electrode 158 .
- the second capacitor electrode 160 is comprised of the same material as the first capacitor electrode 158 .
- a second insulation layer 183 is formed on the protection layer 181 and over the second capacitor electrode 160 , beneficially by depositing an organic substance such as BCB (Benzocyclobutene).
- BCB has a low dielectric permittivity, while Silicon Nitride (SiN x ), Silicon Oxide (SiO x ), and an acryl do not.
- a drain contact hole 185 to the drain electrode 133 is formed by etching the second insulation layer 183 and the protection layer 181 .
- a capacitor electrode contact hole 195 to the second capacitor electrode 160 is formed by etching the second insulation layer 183 .
- a cutting furrow 196 to the gate electrode 150 of the tiling portion “A,” and a gate pad contact hole 188 to the gate pad 187 are formed by etching the second insulation layer 183 and the protection layer 181 . Since the etching stopper 169 is positioned on the first insulation layer 175 over the gate line 150 , only the protection layer 181 and the second insulation layer 183 are etched, contrary to the conventional art.
- a pixel electrode 211 is formed by depositing and patterning a transparent conductive material such as ITO or IZO.
- the pixel electrode 211 is formed to be in electrical contact with the drain electrode 133 , via the drain contact hole 185 , and with the first capacitor electrode 160 , via the capacitor electrode contact hole 195 .
- the pixel electrode 211 and the second capacitor electrode 160 can have equipotentials.
- the transparent conductive material deposited in the cutting furrow 196 and in the gate pad contact hole 188 (see FIG. 4), and part of the etching stopper 169 are removed. Then a portion of the first insulation layer 175 at the cutting furrow 196 is etched to form a gate pad contact hole 188 (see FIG. 4).
- etching stoppers 169 By employing the etching stoppers 169 at the cutting furrow and at the gate pad contact hole, only two layers (the protection layer 181 and the second insulation layer 183 ) are etched at the cutting furrow and at the gate pad contact hole during forming of the drain contact hole 185 and the capacitor electrode contact hole 195 . Thus, although the EPD method is enabled, over-etching does not occur at the drain electrode 133 or at the second capacitor electrode 160 . Thus, etching can be easily controlled.
- FIG. 6 is a partial plan view of another embodiment array substrate for use in an X-ray sensing device that is in accord with the principles of the present invention.
- gate lines 250 cross a data line 253 so as to define a storage capacitor area “S.”
- a TFT “T” is positioned near the crossing of a gate line 250 and the data lines 253 .
- a ground line 242 that is parallel to the data line 253 crosses the storage capacitor area “S.”
- the gate lines 250 include gate-protruded portions 276 .
- the tiling portion “A” includes an etching stopper 269 that has a stopper-protruded portions 269 a that extends over the gate line 250 .
- the stopper-protruded portion 269 a connects to the gate-protruded portion 276 through a gate line contact hole 274 such that it electrically contacts the gate line 250 .
- the gate lines and the tiling portion “A” have equipotentials. This structure prevents static electricity being generated during a dry etch process.
- FIGS. 7A to 7 F are cross sectional views taken along lines VII-VII, VIII-VIII and IX-IX of FIG. 6.
- a first metal layer is formed on a substrate 271 by depositing a metallic material such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb).
- the first metal layer is then patterned to form a gate line 250 (see FIG. 6), a gate electrode 273 extended from the gate line 250 , a gate pad 287 (see FIG. 6) at each end of the gate line 250 , and the gate-protruded portion 276 extended from the gate line 250 (see FIG. 6) near the tiling portion “A” (see FIG. 6).
- the gate pads formed at one end of the gate lines are cut off in a later step.
- the cutting portion of the gate lines 250 is the tiling portion “A” (see FIG. 6), which is utilized for tiling substrates to form a large array substrate.
- a first insulation layer 275 is then formed on the substrate 271 and over the patterned first metal layer by depositing an inorganic substance such as Silicon Nitride (SiNx) or Silicon Oxide (SiOx), or an organic substance such as BCB (Benzocyclobutene) or an acryl. Silicon Nitride (SiNx) is beneficially employed in this embodiment of the present invention.
- the first insulation layer 275 is then patterned to form a gate line contact hole 274 that exposes the gate-protruded portion 276 .
- a pure amorphous silicon (a-Si:H) layer and a doped amorphous silicon (n + a-Si:H) layer are then sequentially formed on the first insulation layer 275 .
- Those silicon layers are then patterned to form an active layer 286 and an ohmic contact layer 291 .
- CVD Chemical Vapor Deposition
- Ion Injection Method are beneficially used to form the doped amorphous silicon layer.
- a source electrode 232 , a drain electrode 233 , and a ground line 242 are then simultaneously formed.
- a second conductive metal layer such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb), is deposited.
- the second conductive metal layer is then patterned to form the source electrode 232 , the drain electrode 233 , and the ground line 242 .
- the source electrode 232 extends over the gate electrode 273 from the data line 253 (see FIG. 6).
- the drain electrode 233 extends over the gate electrode 273 and is spaced apart from the source electrode 232 .
- the ground line 242 crosses under the storage capacitor area “S” (see FIG. 6). A portion of the ohmic contact layer 291 on the active layer 286 is then etched to form a channel region using the source and drain electrodes 232 and 233 as masks. Thus, the TFT “T” (see FIG. 6) is complete.
- the first capacitor electrode 258 is then formed over the ground line 242 by depositing and patterning a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO).
- ITO Indium-Tin-Oxide
- IZO Indium-Zinc-Oxide
- the first capacitor electrode 258 is in electrical contact with the ground line 242 .
- an etching stopper 269 is simultaneously formed on the first insulation layer 275 and in the tiling portion “A” (see FIG. 6) by using the above-mentioned transparent conductive material.
- the stopper-protruded portion 269 a is formed over the gate-protruded portion 276 through the gate line contact hole 274 .
- the etching stopper 269 is also formed over the gate pads at one end of the gate lines (see FIG. 6).
- a dielectric layer or protection layer 281 is then formed over the TFT, over the first capacitor electrode 258 , over the etching stopper 269 , and over the first insulation layer 275 by depositing Silicon Nitride (SiN x ).
- SiN x Silicon Nitride
- the first insulation layer 275 and the protection layer 281 are stacked over the gate pad 287 (see FIG. 6) and over the gate line 250 (see FIG. 6).
- a second capacitor electrode 260 that corresponds in size with the first capacitor electrode 258 is then formed on the protection layer 281 over the first capacitor electrode 258 .
- the second capacitor electrode 260 is beneficially comprised of the same material as the first capacitor electrode 258 .
- a second insulation layer 283 is then formed by depositing an organic substance such as BCB (Benzocyclobutene).
- BCB beneficially has a low dielectric permittivity.
- a drain contact hole 285 to the drain electrode 233 is formed by etching the second insulation layer 283 and the protection layer 281 .
- a capacitor electrode contact hole 295 to the second capacitor electrode 260 is formed by etching the second insulation layer 283 .
- a cutting furrow 296 to the gate line 250 (see FIG. 6) of the tiling portion “A” (see FIG. 6), and a gate pad contact hole 288 (see FIG. 6) to the gate pad 287 (see FIG. 6) are formed by etching the second insulation layer 283 and the protection layer 281 . Since the etching stopper 269 is positioned on the first insulation layer 275 and over the gate line 288 (see FIG. 6), only the protection layer 281 and the second insulation 283 are etched, contrary to the conventional art.
- a pixel electrode 311 which connects to the drain electrode 233 via the drain contact hole 285 and to the first capacitor electrode 260 via the capacitor electrode contact hole 295 , is formed by depositing and patterning a transparent conductive material such as ITO or IZO.
- a transparent conductive material such as ITO or IZO.
- the transparent conductive material that is deposited in the cutting furrow 296 and in the gate pad contact hole 288 (see FIG. 6) is removed, as is part of the etching stopper 269 .
- a portion of the first insulation layer 275 in the cutting furrow 296 is etched when forming the gate pad contact hole 288 (see FIG. 6).
- the etching stopper 269 electrically contacts the gate line (see 287 of FIG. 6), they have equipotentials.
- the first embodiment of the present invention employs the etching stopper on the first insulation layer, the etching ratio of the protection layer and the second insulation layer, which are stacked over the drain electrode an dover the capacitor electrode, is controlled. Thus, over-etch caused by a difference in the number of etching layers is prevented.
- the EPD can also be employed.
- the gate line is electrically connected to the etching stopper through the gate line contact hole in the second embodiment, gate line open-circuits caused by static electricity during a dry etching process are prevented. Therefore, the manufacturing yield is raised, and the manufacturing defect caused in the array substrate is decreased.
- the EPD can also be employed.
Abstract
Description
- This application claims the benefit of Korean Patent Application No. 1999-67850, filed on Dec. 31, 1999, which is hereby incorporated by reference for all purposes as if fully set forth herein.
- Field of the Invention
- The present invention relates to X-ray detectors. More particularly, it relates to Thin Film Transistor (TFT) array substrates for use in X-ray detectors.
- Description of Related Art
- A widely used method of medical diagnosis is the X-ray film. As such films produce photographic images, time consuming film-processing procedures are required to obtain the results. However, digital X-ray sensing devices (referred to hereinafter as X-ray detectors) that employing thin film transistors have been recently developed. Such X-ray sensing devices have the advantage of providing real time diagnosis.
- FIG. 1 is a cross-sectional view illustrating one pixel of an array substrate of a conventional X-ray sensing device. That X-ray sensing device includes a Thin Film Transistor (TFT) “T” on a
substrate 1, aphotoconductive film 2, and various conductive elements that are described subsequently. Also included, but not shown in FIG. 1, are a scanning integrated circuit and a data integrated circuit. - Referring to FIG. 1, the
photoconductive film 2 produces electron-hole pairs 6 in proportion to the strength of external radiation. Thus, thephotoconductive film 2 acts as a photoelectric transducer that converts incident X-rays into electron-hole pairs 6. An external voltage Ev is applied across aconductive electrode 7 and apixel electrode 62. That voltage causes the electron-hole pairs 6 in thephotoconductive film 2 to separate such that X-ray induced electrical charges accumulate in thepixel electrode 62. Those electrical charges are applied to asecond capacitor electrode 60, and are consequently stored in a storage capacitor “S” formed by thesecond capacitor electrode 60 and afirst capacitor electrode 58 that is formed over aground line 42. Thepixel electrode 62, thefirst capacitor electrode 58 and thesecond capacitor electrode 60 are beneficially comprised of a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO). Furthermore, an insulatingdielectric layer 15 is interposed between thefirst capacitor electrode 58 and thesecond electrode 60. That dielectric layer is beneficially comprised of Silicon Nitride (SiNx). - Still referring to FIG. 1, the TFT “T” connects to the storage capacitor “S” such that electrical charges accumulated on the storage capacitor “S” can flow through the TFT “T” and into the data integrated circuit (not shown) when the TFT “T” is turned ON by the scanning integrated circuit (not shown).
- FIG. 2 is a plan view illustrating several pixels of an array substrate for an X-ray sensing device according to the conventional art.
Gate lines 50 are arranged in a transverse direction anddata lines 53 are arranged in a longitudinal direction.Gate pads 87 are formed at each end of eachgate line 50. Those gate pads are associated with gatepad contact holes 96. The gate pads formed at one end of the gate line are cut off during a subsequently process of bonding two substrates to form a large substrate, following a short/open-circuit test. The cutting portion, called a tiling portion “A,” is used for tiling array substrates to form a large-sized X-ray image detector. External drive circuitry (not shown) connects to theother gate pads 87 through the gatepad contact holes 96 using a Wire Bonding method. Thegate pads 87 also connect to a gate shorting bar that makes the gate pads have equipotentials. The shorting bar is used during the short/open-circuit testing. - A TFT “T” is formed near each crossing of the gate and
data lines 50 and 53 (for simplicity only one TFT “T” is shown in detail in FIG. 2). Each TFT acts as a switching element. Aground line 42 is arranged perpendicular to thegate lines 50. Theground line 42 acts as a common line for the neighboring pixels. - A
first capacitor electrode 58 and asecond capacitor electrode 60 of a storage capacitor “S” are located in each pixel area, with the pixel areas being the regions between the gate lines and the data lines. Additionally, as shown in FIG. 1 but not shown in FIG. 2, adielectric layer 15 of Silicon Nitride (SiNx) is interposed betweenfirst capacitor electrodes 58 and thesecond capacitor electrodes 60.Pixel electrodes 62 that extend over the TFTs “T” are then located in the pixel areas. Although not shown in FIG. 2, but as shown in FIG. 1, in order to store the holes which are generated in thephotoconductive film 2, eachpixel electrode 62 electrically connects to thesecond capacitor electrode 60 of that pixel. Furthermore, eachpixel electrode 62 is electrically connected to adrain electrode 33 of that pixel's TFT “T” via adrain contact hole 85. - The fabrication steps of the array substrate illustrated in FIG. 2 will be explained with reference to FIGS. 3A to3E, which are cross-sectional views taken along lines I-I, II-II and III-III.
- Referring to FIG. 3A, a first metal layer is formed on a
substrate 71 by depositing a metallic material such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb). Agate line 50, agate electrode 73 that extends from thegate line 50, and a gate pad (not shown) on each end of thegate line 50 are then formed by patterning the first metal layer. Simultaneously formed are a shorting bar (not shown) and a shorting bar connector (also not shown) that connects the gate pads to the shorting bar. Then, afirst insulation layer 75 is deposited over thesubstrate 71 and over the first metal layer. Thefirst insulation layer 75 can be comprised of an inorganic substance, such as silicon Nitride (SiNx) or Silicon Oxide (SiOx), or of an organic substance such as BCB (Benzocyclobutene) or an acryl. Silicon Nitride (SiNx) is assumed to be employed hereinafter. - As shown in FIG. 3B, a pure amorphous silicon (a-Si:H) layer and a doped amorphous silicon (n+ a-Si:H) layer are sequentially formed over the
first insulation layer 75. Those silicon layers are then patterned to form anactive layer 86 and anohmic contact layer 91. CVD (Chemical Vapor Deposition) or the Ion Injection Method is beneficially used to form the doped amorphous silicon layer. - Referring now to FIG. 3C, a
source electrode 32, adrain electrode 33, and aground line 42 are then formed. First, a second conductive metal layer of Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb) is deposited. The second conductive metal layer is then patterned to form thesource electrode 32, which extends from the data line (reference element 53 of FIG. 2) over thegate electrode 73; thedrain electrode 33, which is spaced apart from thesource electrode 32 and over thegate electrode 73; and theground line 42, which crosses under the storage capacitor “S” (see FIG. 2). A portion of theohmic contact layer 91 on theactive layer 86 is then etched to form a channel region using the source anddrain electrodes - Next, the
first capacitor electrode 58 is formed over theground line 42 by depositing and patterning a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO). Thefirst capacitor electrode 58 is in electrical contact with theground line 42. Adielectric protection layer 81 is then formed over the TFT, over thefirst capacitor electrode 58, and over thefirst insulation layer 75 by depositing Silicon Nitride (SiNx). Thus, thefirst insulation layer 75 and theprotection layer 81 are stacked over the gate pad (see FIG. 2) and over thegate line 50. Asecond capacitor electrode 60, which corresponds in size to thefirst capacitor electrode 58, is then formed on theprotection layer 81 and over thefirst capacitor electrode 58. Thesecond capacitor electrode 60 is beneficially comprised of Indium-Tin-Oxide (ITO) or of Indium-Zinc-Oxide (IZO). - As shown in FIG. 3D, a
second insulation layer 83 is then formed, beneficially by depositing an organic substance such as BCB (Benzocyclobutene). BCB is a good choice because it has a low dielectric permittivity. After that, thesecond insulation layer 83 and theprotection layer 81 are etched to form adrain contact hole 85 over thedrain electrode 33. Simultaneously, a capacitorelectrode contact hole 95 is formed by etching thesecond insulation layer 83 over thesecond capacitor electrode 60. Also simultaneously, by etching thesecond insulation layer 83, theprotection layer 81, and thefirst insulation layer 75, a cuttingfurrow 99 to the tiling portion “A” (see FIG. 2) and a gate pad contact hole (seeelement 96 of FIG. 2) over the gate pad (seeelement 87 of FIG. 2) are formed. As described above, the cutting portion of thegate line 50, i.e., the tiling portion “A,” is cut after the panel is completed. The cutting portion is utilized for tiling substrates to form a large-sized X-ray detector. - Referring now to FIG. 3E, a
pixel electrode 62, which connects to thedrain electrode 33 via thedrain contact hole 85 and to thefirst capacitor electrode 60 via the capacitorelectrode contact hole 95, is formed by depositing and patterning a transparent conductive material such as ITO or IZO. However, the transparent conductive material deposited on the cuttingfurrow 99 and on the gate pad contact hole (not shown) should be removed. Since thepixel electrode 62 is conductive, thepixel electrode 62 and thesecond capacitor electrode 60 have an equipotential. - Referring now back to FIG. 3D, as noted, the
drain contact hole 85 is formed by etching thesecond insulation layer 83 and theprotection layer 81, the capacitorelectrode contact hole 95 is formed by etching thesecond insulation layer 83, and the cuttingfurrow 99 is formed by etching thesecond insulation layer 83, theprotection layer 81 and thefirst insulation layer 75. Further, all those openings are all etched at the same time. However, when etching the different layers (thefirst insulation layer 75, theprotection layer 81 and the second insulation layer 83) it is difficult to accurately control the etching process. - When dry etching, the etching process is controlled by monitoring a gas that is produced by a chemical reaction between the etching gas and the insulation or protection layers using an electrical device, referred to as an EPD (end point detector). The EPD converts the amount of the produced gas to an electrical voltage. Thus, the duration of the etching can be controlled based upon the electrical voltage. However, it is difficult to detect the gas that is produced while etching only the
drain contact hole 85 and the capacitorelectrode contact hole 95 because the amount of gas that is produced is so small. Thus, it is beneficial to enlarge the etching area by also etching the cuttingfurrow 99. This produces more gas, which improves the operation of the EPD. - However, some problems occur in the above-mentioned process. Note that three layers need to be etched when forming the cutting furrow and the gate pad contact hole, only one layer needs to be etched for the capacitor electrode contact hole, and only two layers need to be etched for the drain contact hole. When forming the cutting furrow and the gate pad contact hole using the dry etching method, the other contact holes are over-etched due to the fact that the protection layer and the insulation layers do not have etching selectivity with each other. Thus, the drain electrode and/or the second capacitor electrode can be deteriorated by over-etching, with the result being a possible manufacturing defect in the array substrate.
- This invention has been developed in order to address the above-described problem.
- An object of this invention is to provide an array substrate for use in an X-ray sensing device wherein over-etching while forming contact holes is prevented. Furthermore, it is an object of the present invention to provide a structure resistant to open gate lines caused by static electricity.
- In order to accomplish at least one of the above objects, the principles of the present invention provide a method of fabricating an array substrate for use in an X-ray sensing device. Such a method includes forming a gate line having a gate electrode and a gate pad on a substrate. A first insulation layer is then formed on the gate line, on the gate electrode, on the gate pad, and on the substrate. An active layer is then formed on the first insulation layer and over the gate electrode. Source and drain electrodes, a data line, and a ground line are then formed. The source and drain electrodes are located on the active layer, over the gate electrode, and spaced apart from each other. The data line, which is formed in electrical contact with the source electrode, and the gate line define a pixel region. The ground line is formed such that it crosses the pixel region in one direction. A thin film transistor is then completed by etching a channel. A first capacitor electrode and an etching stopper are then formed. The first capacitor electrode contacts the ground line and the etching stopper is located in a tiling portion and over the gate line (or its gate pad). A protection layer is then formed on the thin film transistor, on the first capacitor electrode, on the first insulation layer, and on the etching stopper. A second capacitor electrode that corresponds in size to the first capacitor electrode is then formed on the protection layer and over the first capacitor electrode. A second insulation layer is then formed on the protection layer and on the second capacitor electrode. Then, a drain contact hole, a capacitor electrode contact hole, a cutting furrow, and a gate pad contact hole are formed. The drain contact hole is formed over the drain electrode by etching the second insulation layer and the protection layer. The capacitor electrode contact hole is formed over the second capacitor electrode by etching the protection layer. The cutting furrow and the gate pad contact hole are formed over the etching stopper by etching the second insulation layer and the protection layer. Then, a transparent conductive material is deposited on the second insulation layer and in the contact holes and cutting furrow. A pixel electrode is then formed by patterning the transparent conductive material such that the pixel electrode contacts the drain electrode through the drain contact hole and contacts the second capacitor electrode through the capacitor electrode contact hole. The method continues by simultaneously etching the transparent conductive material and the etching stopper in the cutting furrow; and then etching the portion of the first insulation layer in the cutting furrow and over the gate pad.
- Beneficially, the first insulation layer is comprised of a material selected from a group consisting of Silicon Nitride (SiNx), Silicon Oxide (SiOx), BCB (Benzocyclobutene) and acryl.
- Beneficially, the first and second capacitor electrodes and the pixel electrode are comprised of a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO).
- In order to accomplish the above objects, the principles of the present invention further provide a method of fabricating an array substrate, including: forming a gate-protruded portion extended from a gate line near the etching stopper; forming a gate line contact hole over the gate-protruded portion by etching the first insulation layer; and forming a stopper-protruded portion over the gate-protruded portion, the stopper-protruded portion extended from the etching stopper, wherein the etching stopper electrically contacts the gate line through the gate line contact hole.
- Beneficially, the protection layer is made of Silicon Nitride (SiNx).
- Beneficially, the second insulation layer is made of BCB (Benzocyclobutene).
- For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which like reference numerals denote like parts, and in which:
- FIG. 1 is a cross-sectional view of one pixel of a conventional X-ray sensing device;
- FIG. 2 is a plan view of a conventional array substrate having pixels as in FIG. 1;
- FIGS. 3A to3E are cross sectional views taken along lines I-I, II-II and III-III of FIG. 2 and illustrate the manufacturing steps for that array substrate;
- FIG. 4 is a partial plan view of an array substrate for use in an X-ray detector that is in accord with the principles of the present invention;
- FIGS. 5A to5F are cross sectional views taken along lines IV-IV, V-V and VI-VI of FIG. 4 and illustrate the manufacturing steps for that array substrate;
- FIG. 6 is a partial plan view of an array substrate for use in another X-ray detector that is in accord with the principles of the present invention; and
- FIGS. 7A to7F are cross sectional views taken along lines VII-VII, VIII-VIII and IX-IX of FIG. 6 and illustrate the manufacturing steps for that array substrate.
- Reference will now be made in detail to illustrated embodiments of the present invention, examples of which are shown in the accompanying drawings.
- FIG. 4 is a partial plan view of an array substrate for use in the X-ray detector that is in, accord with the principles of the present invention. As shown in FIG. 4, a
gate line 150 and adata line 153 cross each other and define a storage capacitor area “S.” A TFT “T” is positioned near the crossing of the gate anddata lines ground line 142 in parallel to thedata line 153 crosses the storage capacitor “S.” A tiling portion “A” that perpendicularly crosses theplural gate lines 150 has anetching stopper 169. - FIGS. 5A to5F are cross sectional views taken along lines IV-IV, V-V and VI-VI of FIG. 4 and illustrate the manufacturing steps for that array substrate. Referring now to FIG. 5A, a first metal layer is formed on a
substrate 171 by depositing a metallic material such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb). The first metal layer is patterned to form agate line 150 and agate electrode 173 that extends from thegate line 150. Referring now back to FIG. 4, agate pad 187 at each end of thegate line 150 is also formed by patterning the first metal layer. The gate pads at one end of the gate lines are subsequently cut off, with the cutting portion being the tiling portion “A.” The tiling portion is utilized for tiling substrates together to form a large array substrate. - Referring now once again to FIG. 5A, after the first metal layer is patterned a
first insulation layer 175 is formed on thesubstrate 171 and over the patterned first metal layer. Beneficially, the first insulation layer is an inorganic substance such as Silicon Nitride (SiNx) or Silicon Oxide (SiOx), or an organic substance such as BCB (Benzocyclobutene) or an acryl. Silicon Nitride (SiNx) is beneficially employed in the embodiment of FIG. 4. - Referring now to FIG. 5B, a pure amorphous silicon (a-Si:H) layer and a doped amorphous silicon (n+ a-Si:H) layer are then sequentially formed over the
first insulation layer 175. Those silicon layers are then patterned to form anactive layer 186 and anohmic contact layer 191. Either CVD (Chemical Vapor Deposition) or an Ion Injection Method are beneficial in forming the doped amorphous silicon layer. - Referring now to FIG. 5C, a
source electrode 132, adrain electrode 133, and aground line 142 are then simultaneously formed. First, a second conductive metal layer of Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb) is deposited. That second conductive metal layer is then patterned to form thesource electrode 132, thedrain electrode 133, and theground line 142. Referring now to both FIG. 4 and FIG. 5C, thesource electrode 132 is formed over thegate electrode 173 as an extension of thedata line 153. Thedrain electrode 133 is formed over thegate electrode 173 and spaced apart from thesource electrode 132. Theground line 142 crosses under the storage capacitor area “S.” A portion of theohmic contact layer 191 on theactive layer 186 is then etched to form a channel region using the source and drainelectrodes - Still referring to FIG. 5C, a
first capacitor electrode 158 is then formed on theground line 142 by depositing and patterning a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO). As shown, thefirst capacitor electrode 158 is in contact with theground line 142. When forming thefirst capacitor electrode 158, anetching stopper 169 is simultaneously formed on thefirst insulation layer 175 and in the tiling portion “A” (see FIG. 4) using the transparent conductive material. Although not depicted in FIG. 5C, but as shown in FIG. 4, theetching stopper 169 is also formed over thegate pads 187 that are arranged at one end of the gate lines. - Still referring to FIG. 5C, a Silicon Nitride (SiNx)
dielectric protection layer 181 is then formed over the TFT “T,” over thefirst capacitor electrode 158, over theetching stopper 169, and over thefirst insulation layer 175. Thus, thefirst insulation layer 175 and theprotection layer 181 are stacked over the gate pad (see 187 of FIG. 4) and over thegate line 150. Asecond capacitor 160 that corresponds in size to thefirst capacitor electrode 158 is then formed on theprotection layer 181 over thefirst capacitor electrode 158. Beneficially, thesecond capacitor electrode 160 is comprised of the same material as thefirst capacitor electrode 158. - Referring now to FIG. 5D, a
second insulation layer 183 is formed on theprotection layer 181 and over thesecond capacitor electrode 160, beneficially by depositing an organic substance such as BCB (Benzocyclobutene). BCB has a low dielectric permittivity, while Silicon Nitride (SiNx), Silicon Oxide (SiOx), and an acryl do not. - Referring now to FIG. 4 and FIG. 5E, a
drain contact hole 185 to thedrain electrode 133 is formed by etching thesecond insulation layer 183 and theprotection layer 181. Simultaneously, a capacitorelectrode contact hole 195 to thesecond capacitor electrode 160 is formed by etching thesecond insulation layer 183. Also simultaneously, a cuttingfurrow 196 to thegate electrode 150 of the tiling portion “A,” and a gatepad contact hole 188 to thegate pad 187 are formed by etching thesecond insulation layer 183 and theprotection layer 181. Since theetching stopper 169 is positioned on thefirst insulation layer 175 over thegate line 150, only theprotection layer 181 and thesecond insulation layer 183 are etched, contrary to the conventional art. - Referring now to FIG. 5F, a
pixel electrode 211 is formed by depositing and patterning a transparent conductive material such as ITO or IZO. Thepixel electrode 211 is formed to be in electrical contact with thedrain electrode 133, via thedrain contact hole 185, and with thefirst capacitor electrode 160, via the capacitorelectrode contact hole 195. Thus, thepixel electrode 211 and thesecond capacitor electrode 160 can have equipotentials. The transparent conductive material deposited in the cuttingfurrow 196 and in the gate pad contact hole 188 (see FIG. 4), and part of theetching stopper 169, are removed. Then a portion of thefirst insulation layer 175 at the cuttingfurrow 196 is etched to form a gate pad contact hole 188 (see FIG. 4). - By employing the
etching stoppers 169 at the cutting furrow and at the gate pad contact hole, only two layers (theprotection layer 181 and the second insulation layer 183) are etched at the cutting furrow and at the gate pad contact hole during forming of thedrain contact hole 185 and the capacitorelectrode contact hole 195. Thus, although the EPD method is enabled, over-etching does not occur at thedrain electrode 133 or at thesecond capacitor electrode 160. Thus, etching can be easily controlled. - FIG. 6 is a partial plan view of another embodiment array substrate for use in an X-ray sensing device that is in accord with the principles of the present invention. As shown in FIG. 6,
gate lines 250 cross adata line 253 so as to define a storage capacitor area “S.” A TFT “T” is positioned near the crossing of agate line 250 and the data lines 253. Aground line 242 that is parallel to thedata line 253 crosses the storage capacitor area “S.” In this embodiment a tiling portion “A,” discussed previously, perpendicularly crosses the plural gate lines 250. The gate lines 250 include gate-protrudedportions 276. The tiling portion “A” includes anetching stopper 269 that has a stopper-protrudedportions 269 a that extends over thegate line 250. The stopper-protrudedportion 269 a connects to the gate-protrudedportion 276 through a gateline contact hole 274 such that it electrically contacts thegate line 250. Thus, the gate lines and the tiling portion “A” have equipotentials. This structure prevents static electricity being generated during a dry etch process. - With reference to FIGS. 7A to7F, a method of fabricating the embodiment illustrated in FIG. 6 will be described. FIGS. 7A to 7F are cross sectional views taken along lines VII-VII, VIII-VIII and IX-IX of FIG. 6.
- Referring now to FIG. 7A, a first metal layer is formed on a
substrate 271 by depositing a metallic material such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb). The first metal layer is then patterned to form a gate line 250 (see FIG. 6), agate electrode 273 extended from thegate line 250, a gate pad 287 (see FIG. 6) at each end of thegate line 250, and the gate-protrudedportion 276 extended from the gate line 250 (see FIG. 6) near the tiling portion “A” (see FIG. 6). The gate pads formed at one end of the gate lines are cut off in a later step. The cutting portion of the gate lines 250 is the tiling portion “A” (see FIG. 6), which is utilized for tiling substrates to form a large array substrate. - Still referring to FIG. 7A, a
first insulation layer 275 is then formed on thesubstrate 271 and over the patterned first metal layer by depositing an inorganic substance such as Silicon Nitride (SiNx) or Silicon Oxide (SiOx), or an organic substance such as BCB (Benzocyclobutene) or an acryl. Silicon Nitride (SiNx) is beneficially employed in this embodiment of the present invention. Thefirst insulation layer 275 is then patterned to form a gateline contact hole 274 that exposes the gate-protrudedportion 276. - Referring now to FIG. 7B, a pure amorphous silicon (a-Si:H) layer and a doped amorphous silicon (n+ a-Si:H) layer are then sequentially formed on the
first insulation layer 275. Those silicon layers are then patterned to form anactive layer 286 and anohmic contact layer 291. CVD (Chemical Vapor Deposition) or the Ion Injection Method are beneficially used to form the doped amorphous silicon layer. - Referring now to FIG. 7C, a
source electrode 232, adrain electrode 233, and aground line 242 are then simultaneously formed. First, a second conductive metal layer, such as Aluminum (Al), Al-alloy, Molybdenum (Mo), Tantalum (Ta), Tungsten (W) or Antimony (Sb), is deposited. The second conductive metal layer is then patterned to form thesource electrode 232, thedrain electrode 233, and theground line 242. Thesource electrode 232 extends over thegate electrode 273 from the data line 253 (see FIG. 6). Thedrain electrode 233 extends over thegate electrode 273 and is spaced apart from thesource electrode 232. Theground line 242 crosses under the storage capacitor area “S” (see FIG. 6). A portion of theohmic contact layer 291 on theactive layer 286 is then etched to form a channel region using the source and drainelectrodes - Still referring to FIG. 7C, the
first capacitor electrode 258 is then formed over theground line 242 by depositing and patterning a transparent conductive material such as Indium-Tin-Oxide (ITO) or Indium-Zinc-Oxide (IZO). Thefirst capacitor electrode 258 is in electrical contact with theground line 242. When forming thefirst capacitor electrode 258, anetching stopper 269 is simultaneously formed on thefirst insulation layer 275 and in the tiling portion “A” (see FIG. 6) by using the above-mentioned transparent conductive material. At this time, the stopper-protrudedportion 269 a is formed over the gate-protrudedportion 276 through the gateline contact hole 274. Although not depicted in FIG. 7C, theetching stopper 269 is also formed over the gate pads at one end of the gate lines (see FIG. 6). - A dielectric layer or
protection layer 281 is then formed over the TFT, over thefirst capacitor electrode 258, over theetching stopper 269, and over thefirst insulation layer 275 by depositing Silicon Nitride (SiNx). Thus, thefirst insulation layer 275 and theprotection layer 281 are stacked over the gate pad 287 (see FIG. 6) and over the gate line 250 (see FIG. 6). Asecond capacitor electrode 260 that corresponds in size with thefirst capacitor electrode 258 is then formed on theprotection layer 281 over thefirst capacitor electrode 258. Thesecond capacitor electrode 260 is beneficially comprised of the same material as thefirst capacitor electrode 258. - Referring now to FIG. 7D, a
second insulation layer 283 is then formed by depositing an organic substance such as BCB (Benzocyclobutene). BCB beneficially has a low dielectric permittivity. - Referring now to FIG. 7E, a
drain contact hole 285 to thedrain electrode 233 is formed by etching thesecond insulation layer 283 and theprotection layer 281. Simultaneously, a capacitorelectrode contact hole 295 to thesecond capacitor electrode 260 is formed by etching thesecond insulation layer 283. Also simultaneously, a cuttingfurrow 296 to the gate line 250 (see FIG. 6) of the tiling portion “A” (see FIG. 6), and a gate pad contact hole 288 (see FIG. 6) to the gate pad 287 (see FIG. 6), are formed by etching thesecond insulation layer 283 and theprotection layer 281. Since theetching stopper 269 is positioned on thefirst insulation layer 275 and over the gate line 288 (see FIG. 6), only theprotection layer 281 and thesecond insulation 283 are etched, contrary to the conventional art. - Referring now to FIG. 7F, a
pixel electrode 311, which connects to thedrain electrode 233 via thedrain contact hole 285 and to thefirst capacitor electrode 260 via the capacitorelectrode contact hole 295, is formed by depositing and patterning a transparent conductive material such as ITO or IZO. Thus, thepixel electrode 311 and thesecond capacitor electrode 260 can have an equipotential. The transparent conductive material that is deposited in the cuttingfurrow 296 and in the gate pad contact hole 288 (see FIG. 6) is removed, as is part of theetching stopper 269. Then, a portion of thefirst insulation layer 275 in the cuttingfurrow 296 is etched when forming the gate pad contact hole 288 (see FIG. 6). As described previously, since theetching stopper 269 electrically contacts the gate line (see 287 of FIG. 6), they have equipotentials. - As described above, since the first embodiment of the present invention employs the etching stopper on the first insulation layer, the etching ratio of the protection layer and the second insulation layer, which are stacked over the drain electrode an dover the capacitor electrode, is controlled. Thus, over-etch caused by a difference in the number of etching layers is prevented. The EPD can also be employed.
- Moreover, since the gate line is electrically connected to the etching stopper through the gate line contact hole in the second embodiment, gate line open-circuits caused by static electricity during a dry etching process are prevented. Therefore, the manufacturing yield is raised, and the manufacturing defect caused in the array substrate is decreased. The EPD can also be employed.
- Other embodiments and features of the invention will be apparent to the skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the specification and examples be considered as exemplary only, with the true scope and spirit of the invention being indicated by the following claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/436,070 US7129556B2 (en) | 1999-12-31 | 2003-05-13 | Method for fabricating array substrate for X-ray detector |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1999-67850 | 1999-12-31 | ||
KR1019990067850A KR100660813B1 (en) | 1999-12-31 | 1999-12-31 | method for fabricating array substrate for x-ray detector |
US09/750,074 US6607935B2 (en) | 1999-12-31 | 2000-12-29 | Method for fabricating array substrate for X-ray detector |
US10/436,070 US7129556B2 (en) | 1999-12-31 | 2003-05-13 | Method for fabricating array substrate for X-ray detector |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/750,074 Division US6607935B2 (en) | 1999-12-31 | 2000-12-29 | Method for fabricating array substrate for X-ray detector |
Publications (2)
Publication Number | Publication Date |
---|---|
US20030199117A1 true US20030199117A1 (en) | 2003-10-23 |
US7129556B2 US7129556B2 (en) | 2006-10-31 |
Family
ID=19634941
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/750,074 Expired - Lifetime US6607935B2 (en) | 1999-12-31 | 2000-12-29 | Method for fabricating array substrate for X-ray detector |
US10/436,070 Expired - Lifetime US7129556B2 (en) | 1999-12-31 | 2003-05-13 | Method for fabricating array substrate for X-ray detector |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/750,074 Expired - Lifetime US6607935B2 (en) | 1999-12-31 | 2000-12-29 | Method for fabricating array substrate for X-ray detector |
Country Status (2)
Country | Link |
---|---|
US (2) | US6607935B2 (en) |
KR (1) | KR100660813B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080318368A1 (en) * | 2007-06-20 | 2008-12-25 | Samsung Electronics Co., Ltd. | Method of manufacturing ZnO-based this film transistor |
CN100466206C (en) * | 2005-06-21 | 2009-03-04 | 乐金显示有限公司 | Fabricating method for thin film transistor substrate and thin film transistor substrate using the same |
CN104576673A (en) * | 2014-12-15 | 2015-04-29 | 上海天马微电子有限公司 | Flat-plate image sensor and manufacturing method thereof |
US9048163B2 (en) | 2011-07-04 | 2015-06-02 | Samsung Electronics Co., Ltd. | Transistor, electronic device including transistor, and manufacturing methods thereof |
US10263059B2 (en) * | 2001-01-17 | 2019-04-16 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
WO2019214435A1 (en) * | 2018-05-07 | 2019-11-14 | 京东方科技集团股份有限公司 | Ray detector array substrate and manufacturing method therefor, and ray detector |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100660813B1 (en) * | 1999-12-31 | 2006-12-26 | 엘지.필립스 엘시디 주식회사 | method for fabricating array substrate for x-ray detector |
JP4280024B2 (en) * | 2001-04-23 | 2009-06-17 | 株式会社東芝 | X-ray flat panel detector |
KR100732877B1 (en) * | 2001-08-21 | 2007-06-27 | 엘지.필립스 엘시디 주식회사 | X-ray detecter and manufacturing method of the same |
KR100527087B1 (en) * | 2001-12-22 | 2005-11-09 | 비오이 하이디스 테크놀로지 주식회사 | Method of fabricating X-ray detector |
KR100488949B1 (en) * | 2001-12-26 | 2005-05-11 | 비오이 하이디스 테크놀로지 주식회사 | a method for manufacturing of digital X-ray detector using TFT |
KR100787813B1 (en) * | 2001-12-29 | 2007-12-21 | 엘지.필립스 엘시디 주식회사 | A X-ray detector and a method for fabricating thereof |
US7122797B2 (en) * | 2002-09-09 | 2006-10-17 | Sensors Unlimited, Inc. | Method for making an infrared detector and infrared detector |
KR100971945B1 (en) * | 2002-12-17 | 2010-07-23 | 엘지디스플레이 주식회사 | A X-ray detector and a method for fabricating thereof |
JP4067055B2 (en) * | 2003-10-02 | 2008-03-26 | キヤノン株式会社 | Imaging apparatus and manufacturing method thereof, radiation imaging apparatus, and radiation imaging system |
US7476327B2 (en) * | 2004-05-04 | 2009-01-13 | Idc, Llc | Method of manufacture for microelectromechanical devices |
US8053777B2 (en) * | 2005-03-31 | 2011-11-08 | General Electric Company | Thin film transistors for imaging system and method of making the same |
KR100685936B1 (en) * | 2005-06-27 | 2007-02-22 | 엘지.필립스 엘시디 주식회사 | IPS mode Liquid Crystal Display Device and method of manufacturing the same |
JP2007184467A (en) * | 2006-01-10 | 2007-07-19 | Fujifilm Corp | Solid-state imaging element |
US7615731B2 (en) * | 2006-09-14 | 2009-11-10 | Carestream Health, Inc. | High fill-factor sensor with reduced coupling |
JP5280671B2 (en) * | 2006-12-20 | 2013-09-04 | 富士フイルム株式会社 | Image detector and radiation detection system |
EP1936694B1 (en) * | 2006-12-20 | 2014-11-26 | FUJIFILM Corporation | Image detector and radiation detecting system |
JP2009246274A (en) * | 2008-03-31 | 2009-10-22 | Fujifilm Corp | Electromagnetic wave detection element |
JP2012147393A (en) * | 2011-01-14 | 2012-08-02 | Fujifilm Corp | Radiation image photographing device, radiation image photographing program, and radiation image photographing method |
JP5719610B2 (en) * | 2011-01-21 | 2015-05-20 | 三菱電機株式会社 | Thin film transistor and active matrix substrate |
KR101257699B1 (en) * | 2011-02-07 | 2013-04-24 | 삼성전자주식회사 | Radiation detector and manufacturing method thereof |
KR102123849B1 (en) * | 2013-10-21 | 2020-06-18 | 엘지디스플레이 주식회사 | Array substrate for X-ray Detector and Method of manufacturing the same |
CN107039465A (en) * | 2017-04-28 | 2017-08-11 | 京东方科技集团股份有限公司 | A kind of array base palte and preparation method, display panel and display device |
KR20210007074A (en) | 2019-07-09 | 2021-01-20 | 삼성디스플레이 주식회사 | Display device |
US11495631B2 (en) | 2020-02-07 | 2022-11-08 | Sensors Unlimited, Inc. | Pin mesa diodes with over-current protection |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5478766A (en) * | 1994-03-03 | 1995-12-26 | Samsung Electronics Co., Ltd. | Process for formation of thin film transistor liquid crystal display |
US5731216A (en) * | 1996-03-27 | 1998-03-24 | Image Quest Technologies, Inc. | Method of making an active matrix display incorporating an improved TFT |
US5798534A (en) * | 1994-08-20 | 1998-08-25 | U.S. Philips Corporation | Manufacture of electronic devices comprising thin-film circuitry |
US5963797A (en) * | 1996-04-09 | 1999-10-05 | Lg Electronics Inc. | Method of manufacturing semiconductor devices |
US6218221B1 (en) * | 1999-05-27 | 2001-04-17 | Chi Mei Optoelectronics Corp. | Thin film transistor with a multi-metal structure and a method of manufacturing the same |
US20010014493A1 (en) * | 1993-11-05 | 2001-08-16 | Yuko Inoue | Thin film semiconductor device for display and method of producing same |
US6317173B1 (en) * | 1997-12-31 | 2001-11-13 | Samsung Electronics Co., Ltd. | Liquid crystal displays, manufacturing methods and a driving method thereof |
US20020113239A1 (en) * | 1995-06-20 | 2002-08-22 | Semiconductor Energy Laboratory Co., Ltd. A Japan Corporation | Semiconductor device with a tapered hole formed using multiple layers with different etching rates |
US6507896B2 (en) * | 1997-05-29 | 2003-01-14 | Hitachi, Ltd. | Protocol for use in accessing a storage region across a network |
US6509939B1 (en) * | 1998-07-07 | 2003-01-21 | Lg. Philips Lcd Co., Ltd | Hybrid switching mode liquid crystal display device and method of manufacturing thereof |
US6528819B2 (en) * | 2000-02-21 | 2003-03-04 | Lg. Philips Lcd Co., Ltd. | Method of fabricating an array substrate for an x-ray detector |
US6569720B2 (en) * | 1998-02-18 | 2003-05-27 | Sony Corporation | Method for fabricating thin-film transistor |
US6607935B2 (en) * | 1999-12-31 | 2003-08-19 | Lg.Philips Lcd Co., Ltd | Method for fabricating array substrate for X-ray detector |
US6862050B2 (en) * | 1996-11-26 | 2005-03-01 | Samsung Electronics Co., Ltd. | Liquid crystal displays using organic insulating material for a gate insulating layer and/or having photolithographic formed spacers |
US6924179B2 (en) * | 2000-10-11 | 2005-08-02 | Lg.Philips Lcd Co., Ltd. | Array substrate for a liquid crystal display and method for fabricating thereof |
US6969889B2 (en) * | 2002-01-02 | 2005-11-29 | Samsung Electronics Co., Ltd. | Wire structure, a thin film transistor substrate of using the wire structure and a method of manufacturing the same |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5270263A (en) * | 1991-12-20 | 1993-12-14 | Micron Technology, Inc. | Process for depositing aluminum nitride (AlN) using nitrogen plasma sputtering |
US5451543A (en) * | 1994-04-25 | 1995-09-19 | Motorola, Inc. | Straight sidewall profile contact opening to underlying interconnect and method for making the same |
KR100219118B1 (en) * | 1996-08-30 | 1999-09-01 | 구자홍 | Thin-film transistor liquid crystal display device and its manufacturing method |
US5827757A (en) * | 1996-07-16 | 1998-10-27 | Direct Radiography Corp. | Fabrication of large area x-ray image capturing element |
JPH1098966A (en) * | 1996-09-30 | 1998-04-21 | K B F Kk | Assembling method for end part structure of pulling cord |
KR100312259B1 (en) * | 1999-02-05 | 2001-11-03 | 구본준, 론 위라하디락사 | A metnod for removing inferior pattern of a Liquid Crystal Display and a structure therof |
KR20010004020A (en) * | 1999-06-28 | 2001-01-15 | 김영환 | Method of manufacturing TFT array substrate |
US6326301B1 (en) * | 1999-07-13 | 2001-12-04 | Motorola, Inc. | Method for forming a dual inlaid copper interconnect structure |
-
1999
- 1999-12-31 KR KR1019990067850A patent/KR100660813B1/en active IP Right Grant
-
2000
- 2000-12-29 US US09/750,074 patent/US6607935B2/en not_active Expired - Lifetime
-
2003
- 2003-05-13 US US10/436,070 patent/US7129556B2/en not_active Expired - Lifetime
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010014493A1 (en) * | 1993-11-05 | 2001-08-16 | Yuko Inoue | Thin film semiconductor device for display and method of producing same |
US5478766A (en) * | 1994-03-03 | 1995-12-26 | Samsung Electronics Co., Ltd. | Process for formation of thin film transistor liquid crystal display |
US5798534A (en) * | 1994-08-20 | 1998-08-25 | U.S. Philips Corporation | Manufacture of electronic devices comprising thin-film circuitry |
US20020113239A1 (en) * | 1995-06-20 | 2002-08-22 | Semiconductor Energy Laboratory Co., Ltd. A Japan Corporation | Semiconductor device with a tapered hole formed using multiple layers with different etching rates |
US5731216A (en) * | 1996-03-27 | 1998-03-24 | Image Quest Technologies, Inc. | Method of making an active matrix display incorporating an improved TFT |
US5963797A (en) * | 1996-04-09 | 1999-10-05 | Lg Electronics Inc. | Method of manufacturing semiconductor devices |
US6862050B2 (en) * | 1996-11-26 | 2005-03-01 | Samsung Electronics Co., Ltd. | Liquid crystal displays using organic insulating material for a gate insulating layer and/or having photolithographic formed spacers |
US6507896B2 (en) * | 1997-05-29 | 2003-01-14 | Hitachi, Ltd. | Protocol for use in accessing a storage region across a network |
US6317173B1 (en) * | 1997-12-31 | 2001-11-13 | Samsung Electronics Co., Ltd. | Liquid crystal displays, manufacturing methods and a driving method thereof |
US6569720B2 (en) * | 1998-02-18 | 2003-05-27 | Sony Corporation | Method for fabricating thin-film transistor |
US6509939B1 (en) * | 1998-07-07 | 2003-01-21 | Lg. Philips Lcd Co., Ltd | Hybrid switching mode liquid crystal display device and method of manufacturing thereof |
US6218221B1 (en) * | 1999-05-27 | 2001-04-17 | Chi Mei Optoelectronics Corp. | Thin film transistor with a multi-metal structure and a method of manufacturing the same |
US6607935B2 (en) * | 1999-12-31 | 2003-08-19 | Lg.Philips Lcd Co., Ltd | Method for fabricating array substrate for X-ray detector |
US6528819B2 (en) * | 2000-02-21 | 2003-03-04 | Lg. Philips Lcd Co., Ltd. | Method of fabricating an array substrate for an x-ray detector |
US6924179B2 (en) * | 2000-10-11 | 2005-08-02 | Lg.Philips Lcd Co., Ltd. | Array substrate for a liquid crystal display and method for fabricating thereof |
US6969889B2 (en) * | 2002-01-02 | 2005-11-29 | Samsung Electronics Co., Ltd. | Wire structure, a thin film transistor substrate of using the wire structure and a method of manufacturing the same |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10263059B2 (en) * | 2001-01-17 | 2019-04-16 | Semiconductor Energy Laboratory Co., Ltd. | Light emitting device |
CN100466206C (en) * | 2005-06-21 | 2009-03-04 | 乐金显示有限公司 | Fabricating method for thin film transistor substrate and thin film transistor substrate using the same |
US20080318368A1 (en) * | 2007-06-20 | 2008-12-25 | Samsung Electronics Co., Ltd. | Method of manufacturing ZnO-based this film transistor |
US7682882B2 (en) * | 2007-06-20 | 2010-03-23 | Samsung Electronics Co., Ltd. | Method of manufacturing ZnO-based thin film transistor |
US9048163B2 (en) | 2011-07-04 | 2015-06-02 | Samsung Electronics Co., Ltd. | Transistor, electronic device including transistor, and manufacturing methods thereof |
CN104576673A (en) * | 2014-12-15 | 2015-04-29 | 上海天马微电子有限公司 | Flat-plate image sensor and manufacturing method thereof |
WO2019214435A1 (en) * | 2018-05-07 | 2019-11-14 | 京东方科技集团股份有限公司 | Ray detector array substrate and manufacturing method therefor, and ray detector |
US11158657B2 (en) | 2018-05-07 | 2021-10-26 | Beijing Boe Optoelectronics Technology Co., Ltd. | Ray detector array substrate, manufacturing method thereof, and ray detector |
Also Published As
Publication number | Publication date |
---|---|
US7129556B2 (en) | 2006-10-31 |
KR20010066255A (en) | 2001-07-11 |
US20020076861A1 (en) | 2002-06-20 |
US6607935B2 (en) | 2003-08-19 |
KR100660813B1 (en) | 2006-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6607935B2 (en) | Method for fabricating array substrate for X-ray detector | |
US6660567B2 (en) | Method of fabricating an array substrate for an X-ray detector | |
US7964903B2 (en) | Thin film transistor array panel for x-ray detector | |
EP1394597B1 (en) | Contact structure of semiconductor device, manufacturing method thereof, thin film transistor array panel including contact structure, and manufacturing method thereof | |
US6423973B2 (en) | X-ray image sensor and method for fabricating the same | |
US6448579B1 (en) | Thin film transistor array substrate for liquid crystal display and a method for fabricating the same | |
US6737653B2 (en) | X-ray detector and method of fabricating therefore | |
US6740884B2 (en) | Imaging array and methods for fabricating same | |
US6797961B2 (en) | X-ray detector and method of fabricating the same | |
US7223621B2 (en) | Method of fabricating an array substrate | |
KR100310179B1 (en) | X-ray image sensor and a method for fabricating the same | |
US20040115857A1 (en) | Imaging array and methods for fabricating same | |
KR100835970B1 (en) | A X-ray detector and a method for fabricating thereof | |
KR20030017875A (en) | a thin film transistor array panel for X-ray detector and a method for manufacturing the same | |
KR100463594B1 (en) | A X-ray detector and a method for fabricating thereof | |
KR100698238B1 (en) | Detecting X-ray Device And Method of Fabricating The Same | |
KR20030058336A (en) | A X-ray detector and a method for fabricating thereof | |
KR20040054131A (en) | A X-ray detector and a method for fabricating thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: LG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:LG.PHILIPS LCD CO., LTD.;REEL/FRAME:021763/0177 Effective date: 20080304 Owner name: LG DISPLAY CO., LTD.,KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:LG.PHILIPS LCD CO., LTD.;REEL/FRAME:021763/0177 Effective date: 20080304 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |