US20030214049A1 - Heat dissipating flip-chip ball grid array - Google Patents

Heat dissipating flip-chip ball grid array Download PDF

Info

Publication number
US20030214049A1
US20030214049A1 US10/147,094 US14709402A US2003214049A1 US 20030214049 A1 US20030214049 A1 US 20030214049A1 US 14709402 A US14709402 A US 14709402A US 2003214049 A1 US2003214049 A1 US 2003214049A1
Authority
US
United States
Prior art keywords
flip
grid array
ball grid
solder balls
chip ball
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/147,094
Other versions
US6657311B1 (en
Inventor
Edgardo Hortaleza
Orlando Torres
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US10/147,094 priority Critical patent/US6657311B1/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HORTALEZA, EDGARDO R., TORRES, ORLANDO F.
Publication of US20030214049A1 publication Critical patent/US20030214049A1/en
Application granted granted Critical
Publication of US6657311B1 publication Critical patent/US6657311B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA

Definitions

  • the present invention relates to flip-chip ball grid arrays and, more particularly, to a heat dissipating flip-chip ball grid array.
  • Flip chip assembly involves the direct electrical connection of face-down electronic components onto substrates or circuit boards by means of conductive bumps on the chip bond pads.
  • wire bonding uses face-up chips with a wire connection to each pad.
  • the bump serves several functions in the flip chip assembly. Electrically, the bump provides the conductive path from chip to substrate. The bump also provides a thermally conductive path to carry heat from the chip to the substrate. In addition, the bump provides part of the mechanical mounting of the die to the substrate.
  • the bump provides a space, preventing electrical contact between the chip and substrate.
  • this space is usually filled with a non-conductive “underfill” adhesive joining the entire surface of the chip to the substrate.
  • the underfill protects the bumps from moisture or other environmental hazards, provides additional mechanical strength to the assembly, and compensates for any thermal expansion difference between the chip and the substrate. Underfill mechanically “locks together” chip and substrate so that differences in thermal expansion do not break or damage the electrical connection of the bumps.
  • a Ball Grid Array (BGA) package is primarily composed of three basic parts: the bare chip, a BGA substrate, and an interconnection matrix.
  • the flip-chip is connected to the BGA substrate face-down, while the interconnection matrix connects the bare chip to the BGA substrate using direct attach flip-chip style connections.
  • the BGA substrate which includes very small traces and vias, conveys signals to the underlying printed circuit board through the solder-bump attachment pads on its bottom surface. A metal cover or plastic encapsulation is then used to seal the package.
  • a heat spreader Utilizing a heat spreader, however, has various limitations. For example, an interface layer is added between the die and the heat spreader and a second interface is placed between the heat spreader and the heat sink. With the small package and die sizes involved, these interface layers are not very efficient, thus limiting the amount of heat that can be removed efficiently from the back of a package or chip. Other limitations include the limited area of dissipation and the cost associated with a heat spreader. As such, a larger area of dissipation at a lower cost would be very advantageous.
  • the present invention achieves technical advantages as a heat dissipating flip-chip Ball Grid Array (BGA) including additional structure that dissipates heat from the flip-chip to a supporting structure, such as a printed circuit board.
  • BGA Ball Grid Array
  • a flip-chip ball grid array comprises a substrate, a die, a first set of solder balls adapted to couple the die with the substrate, a thermal compound adapted to couple to a backside of the die, a second set of solder balls adapted to couple with the substrate, and a printed circuit board comprising a heat dissipating metal, wherein the heat dissipating metal is adapted to couple with the thermal compound, and wherein the second set of solder balls is adapted to couple with the printed circuit board.
  • a flip-chip ball grid array comprises a substrate, a die comprising a plated backside, a plurality of solder bumps adapted to couple the die to the substrate, a heat dissipating metal adapted to couple to the plated backside of the die, a plurality of solder balls adapted to couple to the substrate, and a multi-layer printed circuit board adapted to couple to the heat dissipating metal and to the plurality of solder balls.
  • a flip-chip ball grid array comprises a substrate, a die, a first set of solder balls adapted to couple the die to the substrate, a thermal compound adapted to couple to a backside of the die, a second set of solder balls adapted to couple to the substrate, and a multi-layer printed circuit board comprising: a heat dissipating metal, comprising thermal vias, adapted to couple to the thermal compound, and thermal vias adapted to couple to the second set of solder balls.
  • FIG. 1 illustrates a heat dissipating flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention
  • FIG. 2 illustrates a flow chart for producing a flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention
  • FIG. 3 illustrates another flow chart for producing a flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention.
  • FIG. 4 illustrates a further flow chart for producing a flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention.
  • a flip-chip Ball Grid Array (BGA) 10 which includes a substrate 12 , a die 14 , solder bumps (or a first set of solder balls) 16 , solder pads (bump pads and/or BGA pads) 18 , a thermal compound 20 , a printed circuit board 22 , a heat dissipating metal 24 , vias 26 , solder balls (or a second set of solder balls) 28 , and BGA pads 30 .
  • BGA Ball Grid Array
  • the first set of solder balls 16 are adapted to couple the die 14 and the substrate 12
  • the second set of solder balls 28 are adapted to couple with the printed circuit board 22 to the substrate 12
  • the first set of solder balls 16 and the second set of solder balls 28 are adapted to be coupled with the substrate 12 via the solder pads 18
  • the second set of solder balls 28 are adapted to be coupled with the printed circuit board 22 via solder pads and/or BGA pads 30
  • the thermal compound 20 (such as, for example, silicon grease) is adapted to couple with a backside of the die 14 and with the heat dissipating metal 24 (such as, for example, a copper pad) of the printed circuit board 22 .
  • the printed circuit board 22 and/or the heat dissipating metal 24 further comprise thermal vias.
  • the thermal vias (not shown) of the printed circuit board 22 and the thermal vias 26 of the heat dissipating metal 24 are utilized to allow heat to dissipate from the die 14 through the printed circuit board.
  • the printed circuit board thermal vias are adapted to couple to the second set of solder balls 28 . As such, heat may dissipate from the flip-chip BGA 10 , through the thermal vias, the second set of solder balls 28 , and the heat dissipating metal 24 .
  • the heat dissipating metal 24 may be located on a select area(s) of the printed circuit board 22 or on an entire area of the printed circuit board that is adapted to couple to the thermal compound 20 .
  • Underfill (not shown) is adapted to be placed between the die 14 and the substrate 12 .
  • the flip-chip ball grid array 10 comprises a substrate 12 , a die 14 comprising a plated backside (not shown), and a plurality of solder bumps 16 adapted to couple the die 14 and the substrate 12 .
  • the plated portion, coupled with the backside of the die 14 comprises, for example, gold, copper, nickel, palladium, and/or any solderable material.
  • a heat dissipating metal 24 is adapted to couple with the plated backside of the die 14 and a plurality of solder balls 28 are adapted to couple with the substrate 12 .
  • a multi-layer (not shown) printed circuit board 22 is then adapted to couple with the heat dissipating metal 24 and with the plurality of solder balls.
  • the layers of the printed circuit board 22 comprise, for example, copper foils.
  • the layers are of varying depths within the printed circuit board 22 and are adapted to couple with the plurality of solder balls 28 via the thermal vias (not shown) of the printed circuit board.
  • the various layers may represent, for example, the core, inputs, outputs, etc. of the printed circuit board 22 .
  • the heat dissipating metal 24 thermal vias 26 are adapted to couple the copper foil layers with the heat dissipating metal. As such, heat can be dissipated from the flip-chip BGA through the thermal vias coupled to the plurality of layers of the printed circuit board 22 .
  • a flip-chip ball grid array 10 comprises a substrate 12 , a die 14 , a first set of solder balls 16 adapted to couple the die and the substrate, a thermal compound 20 adapted to couple with a backside (not shown) of the die 14 , a second set of solder balls 28 adapted to couple with the substrate 12 , and a multi-layer printed circuit board 22 .
  • the board 22 comprises a heat dissipating metal 24 , comprising thermal vias 26 , adapted to couple with the thermal compound 20 , and further comprises thermal vias (not shown) adapted to couple with the second set of solder balls 28 .
  • the heat dissipating metal 24 thermal vias 26 and the multi-layer printed circuit board 22 thermal vias are coupled with a plurality of the printed circuit board layers and are adapted to dissipate heat through the printed circuit board.
  • the heat from the flip-chip BGA 10 is dissipated through at least one of the following items: the heat dissipating metal 24 , the thermal compound 20 , the die 14 , the first set of solder balls 16 , and the second set of solder balls 28 .
  • the method begins by coupling a die and a first set of solder balls at step 30 , coupling a substrate and the first set of solder balls at step 32 , and coupling a thermal compound and a backside of the die at step 34 .
  • the method proceeds to coupling a second set of solder balls and the substrate at step 36 , coupling a heat dissipating metal on a printed circuit board and the thermal compound; at step 38 , and coupling the second set of solder balls and the printed circuit board at step 40 .
  • FIG. 3 another method for producing a flip-chip ball grid array is presented.
  • the method begins by coupling a die and a plurality of solder bumps at step 50 , coupling a substrate and the plurality of solder bumps at step 52 , and coupling a plated backside of the die and a heat dissipating metal at step 54 .
  • the method proceeds to coupling a plurality of solder balls and the substrate at step 56 , coupling a multi-layer printed circuit board and the heat dissipating metal at step 58 , and coupling the multi-layer printed circuit board and the plurality of solder balls at step 60 .
  • FIG. 4 another method for producing a flip-chip ball grid array is presented.
  • the method begins by coupling a die and a first set of solder balls at step 70 , coupling a substrate and the first set of solder balls at step 72 , and coupling a thermal compound and a backside of the die at step 74 .
  • the method proceeds to coupling a second set of solder balls and the substrate at step 76 , coupling a multi-layer printed circuit board heat dissipating metal and the thermal compound at step 78 , and coupling thermal vias, of the multi-layer printed circuit board, and the second set of solder balls at step 80 .
  • the flip-chip may be affixed to the BGA substrate either face-up or face-down.
  • the interconnection matrix may connects the bare chip to the BGA substrate using wire-bond, tape-automated-bonding, or direct attach flip-chip style connections.
  • the thermal compound 20 and the heat dissipating metal 24 may cover a lesser and/or greater area than depicted in FIG. 1.
  • the number of printed circuit board vias, heat dissipating metal vias 26 , the first set of solder balls 16 , and the second set of solder balls 28 may be a lesser and/or greater number than depicted in FIG. 1. Also, the heat dissipating metal may not include any thermal vias.

Abstract

The present invention discloses a heat dissipating flip-chip Ball Grid Array (BGA) (10). In one embodiment, the flip-chip BGA comprises a substrate (12), a die (14), a first set of solder balls (16) adapted to couple the die with the substrate, a thermal compound (20) adapted to couple to a backside of the die, a second set of solder balls (28) adapted to couple with the substrate, and a printed circuit board (22) comprising a heat dissipating metal (24), wherein the heat dissipating metal is adapted to couple with the thermal compound, and wherein the second set of solder balls is adapted to couple with the printed circuit board.

Description

    FIELD OF THE INVENTION
  • The present invention relates to flip-chip ball grid arrays and, more particularly, to a heat dissipating flip-chip ball grid array. [0001]
    • BACKGROUND OF THE INVENTION
  • Flip chip assembly involves the direct electrical connection of face-down electronic components onto substrates or circuit boards by means of conductive bumps on the chip bond pads. By contrast, wire bonding uses face-up chips with a wire connection to each pad. There are three primary stages in making flip chip assemblies: bumping the die or wafer, 1% attaching the bumped die to the board or substrate, and, in most cases, filling the remaining space under the die with an electrically non-conductive material. The bump serves several functions in the flip chip assembly. Electrically, the bump provides the conductive path from chip to substrate. The bump also provides a thermally conductive path to carry heat from the chip to the substrate. In addition, the bump provides part of the mechanical mounting of the die to the substrate. Finally, the bump provides a space, preventing electrical contact between the chip and substrate. In the final stage of assembly, this space is usually filled with a non-conductive “underfill” adhesive joining the entire surface of the chip to the substrate. The underfill protects the bumps from moisture or other environmental hazards, provides additional mechanical strength to the assembly, and compensates for any thermal expansion difference between the chip and the substrate. Underfill mechanically “locks together” chip and substrate so that differences in thermal expansion do not break or damage the electrical connection of the bumps. [0002]
  • A Ball Grid Array (BGA) package is primarily composed of three basic parts: the bare chip, a BGA substrate, and an interconnection matrix. The flip-chip is connected to the BGA substrate face-down, while the interconnection matrix connects the bare chip to the BGA substrate using direct attach flip-chip style connections. The BGA substrate, which includes very small traces and vias, conveys signals to the underlying printed circuit board through the solder-bump attachment pads on its bottom surface. A metal cover or plastic encapsulation is then used to seal the package. [0003]
  • One of the problems facing flip-chip devices is the heat that is formed during use of the devices and as a result of power consumption. If the flip-chip device is heated above a certain threshold, the speed, performance, and lifetime of the device may be adversely affected. To aid in the removal of such heat, some packages incorporate a heat spreader which ensures safe operation of the device by efficiently diffusing the released heat and preventing over heating of the chip. [0004]
  • Utilizing a heat spreader, however, has various limitations. For example, an interface layer is added between the die and the heat spreader and a second interface is placed between the heat spreader and the heat sink. With the small package and die sizes involved, these interface layers are not very efficient, thus limiting the amount of heat that can be removed efficiently from the back of a package or chip. Other limitations include the limited area of dissipation and the cost associated with a heat spreader. As such, a larger area of dissipation at a lower cost would be very advantageous. [0005]
  • It is therefore desirable for the present invention to overcome the limitations described above that are involved in dissipating heat from flip-chip packages. [0006]
    • SUMMARY OF THE INVENTION
  • The present invention achieves technical advantages as a heat dissipating flip-chip Ball Grid Array (BGA) including additional structure that dissipates heat from the flip-chip to a supporting structure, such as a printed circuit board. [0007]
  • In one embodiment, a flip-chip ball grid array comprises a substrate, a die, a first set of solder balls adapted to couple the die with the substrate, a thermal compound adapted to couple to a backside of the die, a second set of solder balls adapted to couple with the substrate, and a printed circuit board comprising a heat dissipating metal, wherein the heat dissipating metal is adapted to couple with the thermal compound, and wherein the second set of solder balls is adapted to couple with the printed circuit board. [0008]
  • In another embodiment, a flip-chip ball grid array comprises a substrate, a die comprising a plated backside, a plurality of solder bumps adapted to couple the die to the substrate, a heat dissipating metal adapted to couple to the plated backside of the die, a plurality of solder balls adapted to couple to the substrate, and a multi-layer printed circuit board adapted to couple to the heat dissipating metal and to the plurality of solder balls. [0009]
  • In a further embodiment, a flip-chip ball grid array comprises a substrate, a die, a first set of solder balls adapted to couple the die to the substrate, a thermal compound adapted to couple to a backside of the die, a second set of solder balls adapted to couple to the substrate, and a multi-layer printed circuit board comprising: a heat dissipating metal, comprising thermal vias, adapted to couple to the thermal compound, and thermal vias adapted to couple to the second set of solder balls.[0010]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a heat dissipating flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention; [0011]
  • FIG. 2 illustrates a flow chart for producing a flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention; [0012]
  • FIG. 3 illustrates another flow chart for producing a flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention; and [0013]
  • FIG. 4 illustrates a further flow chart for producing a flip-chip Ball Grid Array in accordance with an exemplary embodiment of the present invention.[0014]
    • DETAILED DESCRIPTION OF THE INVENTION
  • Referring now to FIG. 1, a flip-chip Ball Grid Array (BGA) [0015] 10 is presented which includes a substrate 12, a die 14, solder bumps (or a first set of solder balls) 16, solder pads (bump pads and/or BGA pads) 18, a thermal compound 20, a printed circuit board 22, a heat dissipating metal 24, vias 26, solder balls (or a second set of solder balls) 28, and BGA pads 30.
  • In one embodiment, the first set of solder balls [0016] 16 (or ball bumps) are adapted to couple the die 14 and the substrate 12, while the second set of solder balls 28 are adapted to couple with the printed circuit board 22 to the substrate 12. The first set of solder balls 16 and the second set of solder balls 28 are adapted to be coupled with the substrate 12 via the solder pads 18. The second set of solder balls 28 are adapted to be coupled with the printed circuit board 22 via solder pads and/or BGA pads 30. The thermal compound 20 (such as, for example, silicon grease) is adapted to couple with a backside of the die 14 and with the heat dissipating metal 24 (such as, for example, a copper pad) of the printed circuit board 22. The printed circuit board 22 and/or the heat dissipating metal 24 further comprise thermal vias. The thermal vias (not shown) of the printed circuit board 22 and the thermal vias 26 of the heat dissipating metal 24 are utilized to allow heat to dissipate from the die 14 through the printed circuit board. The printed circuit board thermal vias are adapted to couple to the second set of solder balls 28. As such, heat may dissipate from the flip-chip BGA 10, through the thermal vias, the second set of solder balls 28, and the heat dissipating metal 24. The heat dissipating metal 24 may be located on a select area(s) of the printed circuit board 22 or on an entire area of the printed circuit board that is adapted to couple to the thermal compound 20. Underfill (not shown) is adapted to be placed between the die 14 and the substrate 12.
  • In another embodiment, the flip-chip [0017] ball grid array 10 comprises a substrate 12, a die 14 comprising a plated backside (not shown), and a plurality of solder bumps 16 adapted to couple the die 14 and the substrate 12. The plated portion, coupled with the backside of the die 14 comprises, for example, gold, copper, nickel, palladium, and/or any solderable material. A heat dissipating metal 24 is adapted to couple with the plated backside of the die 14 and a plurality of solder balls 28 are adapted to couple with the substrate 12. A multi-layer (not shown) printed circuit board 22 is then adapted to couple with the heat dissipating metal 24 and with the plurality of solder balls.
  • The layers of the printed [0018] circuit board 22 comprise, for example, copper foils. The layers are of varying depths within the printed circuit board 22 and are adapted to couple with the plurality of solder balls 28 via the thermal vias (not shown) of the printed circuit board. The various layers may represent, for example, the core, inputs, outputs, etc. of the printed circuit board 22. Similarly, the heat dissipating metal 24 thermal vias 26 are adapted to couple the copper foil layers with the heat dissipating metal. As such, heat can be dissipated from the flip-chip BGA through the thermal vias coupled to the plurality of layers of the printed circuit board 22.
  • In a further embodiment, a flip-chip [0019] ball grid array 10 comprises a substrate 12, a die 14, a first set of solder balls 16 adapted to couple the die and the substrate, a thermal compound 20 adapted to couple with a backside (not shown) of the die 14, a second set of solder balls 28 adapted to couple with the substrate 12, and a multi-layer printed circuit board 22. The board 22 comprises a heat dissipating metal 24, comprising thermal vias 26, adapted to couple with the thermal compound 20, and further comprises thermal vias (not shown) adapted to couple with the second set of solder balls 28. The heat dissipating metal 24 thermal vias 26 and the multi-layer printed circuit board 22 thermal vias are coupled with a plurality of the printed circuit board layers and are adapted to dissipate heat through the printed circuit board. The heat from the flip-chip BGA 10 is dissipated through at least one of the following items: the heat dissipating metal 24, the thermal compound 20, the die 14, the first set of solder balls 16, and the second set of solder balls 28.
  • Referring now to FIG. 2, a method for producing a flip-chip ball grid array is presented. The method begins by coupling a die and a first set of solder balls at [0020] step 30, coupling a substrate and the first set of solder balls at step 32, and coupling a thermal compound and a backside of the die at step 34. The method proceeds to coupling a second set of solder balls and the substrate at step 36, coupling a heat dissipating metal on a printed circuit board and the thermal compound; at step 38, and coupling the second set of solder balls and the printed circuit board at step 40.
  • Referring now to FIG. 3, another method for producing a flip-chip ball grid array is presented. The method begins by coupling a die and a plurality of solder bumps at [0021] step 50, coupling a substrate and the plurality of solder bumps at step 52, and coupling a plated backside of the die and a heat dissipating metal at step 54. The method proceeds to coupling a plurality of solder balls and the substrate at step 56, coupling a multi-layer printed circuit board and the heat dissipating metal at step 58, and coupling the multi-layer printed circuit board and the plurality of solder balls at step 60.
  • Referring now to FIG. 4, another method for producing a flip-chip ball grid array is presented. The method begins by coupling a die and a first set of solder balls at [0022] step 70, coupling a substrate and the first set of solder balls at step 72, and coupling a thermal compound and a backside of the die at step 74. The method proceeds to coupling a second set of solder balls and the substrate at step 76, coupling a multi-layer printed circuit board heat dissipating metal and the thermal compound at step 78, and coupling thermal vias, of the multi-layer printed circuit board, and the second set of solder balls at step 80.
  • Although an exemplary embodiment of the present invention has been illustrated in the accompanied drawings and described in the foregoing detailed description, it will be understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications, and substitutions without departing from the spirit of the invention as set forth and defined by the following claims. For example, the flip-chip may be affixed to the BGA substrate either face-up or face-down. Also, the interconnection matrix may connects the bare chip to the BGA substrate using wire-bond, tape-automated-bonding, or direct attach flip-chip style connections. Still further, the [0023] thermal compound 20 and the heat dissipating metal 24 may cover a lesser and/or greater area than depicted in FIG. 1. Also, the number of printed circuit board vias, heat dissipating metal vias 26, the first set of solder balls 16, and the second set of solder balls 28 may be a lesser and/or greater number than depicted in FIG. 1. Also, the heat dissipating metal may not include any thermal vias.

Claims (34)

What we claim is:
1. A flip-chip ball grid array, comprising:
a substrate;
a die;
a first set of solder balls adapted to couple the die and the substrate;
a thermal compound adapted to couple with a backside of the die;
a second set of solder balls adapted to couple with the substrate; and
a printed circuit board comprising a heat dissipating metal, wherein the heat dissipating metal is adapted to couple with the thermal compound, and wherein the second set of solder balls is adapted to couple with the printed circuit board.
2. The flip-chip ball grid array of claim 1, wherein the heat dissipating metal further comprises thermal vias.
3. The flip-chip ball grid array of claim 1, wherein the printed circuit board further comprises thermal vias.
4. The flip-chip ball grid array of claim 3, wherein the printed circuit board thermal vias are adapted to couple with the second set of solder balls.
5. The flip-chip ball grid array of claim 1, wherein the heat dissipating metal is located on select areas of the printed circuit board that are adapted to couple with the thermal compound.
6. The flip-chip ball grid array of claim 1, wherein the he at dissipating metal is located on an entire area of the printed circuit board that is adapted to couple with the thermal compound.
7. The flip-chip ball grid array of claim 1, wherein the first set of solder balls and the second set of solder balls are adapted to be coupled with the substrate via solder pads.
8. The flip-chip ball grid array of claim 1, wherein the second set of solder balls are adapted to be coupled with the printed circuit board via BGA pads.
9. The flip-chip ball grid array of claim 1, wherein the second set of solder balls are adapted to be coupled with the printed circuit board via solder pads.
10. The flip-chip ball grid array of claim 1, wherein the first set of solder balls are solder bumps.
11. The flip-chip ball grid array of claim 1, wherein the first set of solder balls are ball bumps.
12. The flip-chip ball grid array of claim 1, wherein the thermal compound is silicon grease.
13. The flip-chip ball grid array of claim 1, wherein the heat dissipating metal is a copper pad.
14. The flip-chip ball grid array of claim 1, further comprising underfill adapted to be placed between the die and the substrate.
15. A flip-chip ball grid array, comprising:
a substrate;
a die comprising a plated backside;
a plurality of solder bumps adapted to couple the die and the substrate;
a heat dissipating metal adapted to couple with the plated backside of the die;
a plurality of solder balls adapted to couple with the substrate; and
a multi-layer printed circuit board adapted to couple with the heat dissipating metal and with the plurality of solder balls.
16. The flip-chip ball grid array of claim 15 wherein at least one of the printed circuit board layers comprise copper foils.
17. The flip-chip ball grid array of claim 16 further comprising thermal vias adapted to couple the copper foils with the plurality of solder balls.
18. The flip-chip ball grid array of claim 16 further comprising thermal vias adapted to couple the copper foils with the heat dissipating metal.
19. The flip-chip ball grid array of claim 15 wherein the plated portion of the die comprises gold.
20. The flip-chip ball grid array of claim 15 wherein the plated portion of the die comprises copper.
21. The flip-chip ball grid array of claim 15 wherein the plated portion of the die comprises nickel.
22. The flip-chip ball grid array of claim 15 wherein the plated portion of the die comprises palladium.
23. The flip-chip ball grid array of claim 15 wherein the plated portion of the die comprises a solderable material.
24. A flip-chip ball grid array, comprising:
a substrate;
a die;
a first set of solder balls adapted to couple the die and the substrate;
a thermal compound adapted to couple with a backside of the die;
a second set of solder balls adapted to couple with the substrate; and
a multi-layer printed circuit board comprising:
a heat dissipating metal, comprising thermal vias, adapted to couple with the thermal compound; and
thermal vias adapted to couple with the second set of solder balls.
25. The flip-chip ball grid array of claim 24 wherein the heat dissipating metal thermal vias and the multi-layer printed circuit board thermal vias originate at a plurality of the printed circuit board layers.
26. The flip-chip ball grid array of claim 25 wherein the heat dissipating metal thermal vias and the multi-layer printed circuit board thermal vias are adapted to dissipate heat through the printed circuit board.
27. The flip-chip ball grid array of claim 26 structured such that the heat is dissipated through the heat dissipating metal.
28. The flip-chip ball grid array of claim 26 structured such that the heat is dissipated through the thermal compound.
29. The flip-chip ball grid array of claim 26 structured such that the heat is dissipated through the die.
30. The flip-chip ball grid array of claim 26 structured such that the heat is dissipated through the first set of solder balls.
31. The flip-chip ball grid array of claim 24 structured such that the heat is dissipated through the second set of solder balls.
32. A method for producing a flip-chip ball grid array, comprising:
coupling a die and a first set of solder balls;
coupling a substrate and the first set of solder balls;
coupling a thermal compound and a backside of the die;
coupling a second set of solder balls and the substrate;
coupling a heat dissipating metal on a printed circuit board and the thermal compound; and
coupling the second set of solder balls and the printed circuit board.
33. A method for producing a flip-chip ball grid array, comprising:
coupling a die and a plurality of solder bumps;
coupling a substrate and the plurality of solder bumps;
coupling a plated backside of the die and a heat dissipating metal;
coupling a plurality of solder balls and the substrate;
coupling a multi-layer printed circuit board and the heat dissipating metal; and
coupling the multi-layer printed circuit board and the plurality of solder balls.
34. A method for producing a flip-chip ball grid array, comprising:
coupling a die and a first set of solder balls;
coupling a substrate and the first set of solder balls;
coupling a thermal compound and a backside of the die;
coupling a second set of solder balls and the substrate;
coupling a multi-layer printed circuit board heat dissipating metal and the thermal compound; and
coupling thermal vias, of the multi-layer printed circuit board, and the second set of solder balls.
US10/147,094 2002-05-16 2002-05-16 Heat dissipating flip-chip ball grid array Expired - Lifetime US6657311B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/147,094 US6657311B1 (en) 2002-05-16 2002-05-16 Heat dissipating flip-chip ball grid array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/147,094 US6657311B1 (en) 2002-05-16 2002-05-16 Heat dissipating flip-chip ball grid array

Publications (2)

Publication Number Publication Date
US20030214049A1 true US20030214049A1 (en) 2003-11-20
US6657311B1 US6657311B1 (en) 2003-12-02

Family

ID=29418952

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/147,094 Expired - Lifetime US6657311B1 (en) 2002-05-16 2002-05-16 Heat dissipating flip-chip ball grid array

Country Status (1)

Country Link
US (1) US6657311B1 (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050098612A1 (en) * 2002-03-19 2005-05-12 Jean-Claude Six Design of an insulated cavity
US20050104212A1 (en) * 2003-10-06 2005-05-19 Elpida Memory, Inc. Mounting structure for semiconductor parts and semiconductor device
US20060186535A1 (en) * 2005-02-23 2006-08-24 Visteon Global Technologies, Inc. Semi-conductor die mount assembly
KR100652397B1 (en) 2005-01-17 2006-12-01 삼성전자주식회사 Stack type semiconductor package using an interposer print circuit board
US20070216034A1 (en) * 2006-03-14 2007-09-20 Bachman Mark A Low thermal resistance assembly for flip chip applications
US20080116567A1 (en) * 2006-11-22 2008-05-22 Ahmed Amin Flip Chip Assembly Having Improved Thermal Dissipation
EP2053654A3 (en) * 2007-10-22 2009-11-25 Rohde & Schwarz GmbH & Co. KG Cooled multichip module
US20090325415A1 (en) * 2008-06-30 2009-12-31 Gary Brist Modification of connections between a die package and a system board
US20110056734A1 (en) * 2009-09-08 2011-03-10 Andrews Peter S Electronic device submounts with thermally conductive vias and light emitting devices including the same
CN102194774A (en) * 2010-03-19 2011-09-21 立锜科技股份有限公司 Heat-radiating type flip chip package structure and application thereof
FR2972850A1 (en) * 2011-03-17 2012-09-21 Valeo Sys Controle Moteur Sas INSULATED DOUBLE-LAYER ELECTRONIC CIRCUIT AND METHOD FOR MANUFACTURING THE SAME
US8772817B2 (en) 2010-12-22 2014-07-08 Cree, Inc. Electronic device submounts including substrates with thermally conductive vias
US20150116944A1 (en) * 2013-10-29 2015-04-30 Delphi Technologies, Inc. Electrical assembly with a solder sphere attached heat spreader
US20150380337A1 (en) * 2011-09-02 2015-12-31 Taiwan Semiconductor Manufacturing Company, Ltd. Thermally Enhanced Structure for Multi-Chip Device
CN109564910A (en) * 2016-08-10 2019-04-02 高通股份有限公司 Semiconductor group piece installing and its manufacturing method
CN110875266A (en) * 2018-08-30 2020-03-10 广东威灵汽车部件有限公司 Connection structure of semiconductor wafer
US11139258B2 (en) * 2015-02-09 2021-10-05 Micron Technology, Inc. Bonding pads with thermal pathways
US20220087019A1 (en) * 2020-09-16 2022-03-17 Shih-Hsiung Lien Structure of memory module and modification method of memory module
EP4084059A1 (en) * 2021-04-27 2022-11-02 NXP USA, Inc. Semiconductor device package having thermal dissipation feature and method therefor
CN115831888A (en) * 2022-11-26 2023-03-21 泓林微电子（昆山）有限公司 Double-side packaged chip heat radiation structure
US11817366B2 (en) 2020-12-07 2023-11-14 Nxp Usa, Inc. Semiconductor device package having thermal dissipation feature and method therefor

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004071670A (en) * 2002-08-02 2004-03-04 Fuji Photo Film Co Ltd Ic package, connecting structure and electronic apparatus
JP3855947B2 (en) * 2003-03-10 2006-12-13 株式会社村田製作所 Electronic component device and manufacturing method thereof
JP3693056B2 (en) * 2003-04-21 2005-09-07 セイコーエプソン株式会社 SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD, ELECTRONIC DEVICE, ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE
TWI229928B (en) * 2003-08-19 2005-03-21 Advanced Semiconductor Eng Semiconductor package structure
US7303941B1 (en) 2004-03-12 2007-12-04 Cisco Technology, Inc. Methods and apparatus for providing a power signal to an area array package
US8415788B2 (en) * 2004-07-08 2013-04-09 Rambus Inc. System and method for dissipating heat from semiconductor devices
US7538424B2 (en) * 2004-07-08 2009-05-26 Rambus Inc. System and method for dissipating heat from a semiconductor module
JP2006073843A (en) * 2004-09-03 2006-03-16 Nec Electronics Corp Semiconductor device and its manufacturing method
JP4556174B2 (en) * 2004-12-15 2010-10-06 日本電気株式会社 Portable terminal device and heat dissipation method
TWI269392B (en) * 2005-03-03 2006-12-21 Advanced Semiconductor Eng Die structure of package and method of manufacturing the same
US7312529B2 (en) * 2005-07-05 2007-12-25 International Business Machines Corporation Structure and method for producing multiple size interconnections
US20070090533A1 (en) * 2005-10-24 2007-04-26 Texas Instruments Incorporated Closed loop thermally enhanced flip chip BGA
JP5115200B2 (en) * 2005-11-16 2013-01-09 富士通株式会社 Electronic device, package having the same, and electronic device
US7969018B2 (en) * 2008-07-15 2011-06-28 Infineon Technologies Ag Stacked semiconductor chips with separate encapsulations
TW201131712A (en) * 2010-03-12 2011-09-16 Richtek Technology Corp Flip chip package structure with heat dissipation enhancement and its application
US10373930B2 (en) * 2012-08-10 2019-08-06 Cyntec Co., Ltd Package structure and the method to fabricate thereof
US11296005B2 (en) 2019-09-24 2022-04-05 Analog Devices, Inc. Integrated device package including thermally conductive element and method of manufacturing same

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3679199B2 (en) 1996-07-30 2005-08-03 日本テキサス・インスツルメンツ株式会社 Semiconductor package equipment
JPH10270592A (en) 1997-03-24 1998-10-09 Texas Instr Japan Ltd Semiconductor device and manufacture thereof
US6084308A (en) * 1998-06-30 2000-07-04 National Semiconductor Corporation Chip-on-chip integrated circuit package and method for making the same
SG75873A1 (en) * 1998-09-01 2000-10-24 Texas Instr Singapore Pte Ltd Stacked flip-chip integrated circuit assemblage
JP3395164B2 (en) * 1998-11-05 2003-04-07 インターナショナル・ビジネス・マシーンズ・コーポレーション Semiconductor device
US6221693B1 (en) 1999-06-14 2001-04-24 Thin Film Module, Inc. High density flip chip BGA
JP2001035960A (en) * 1999-07-21 2001-02-09 Mitsubishi Electric Corp Semiconductor device and manufacture thereof
US6122171A (en) * 1999-07-30 2000-09-19 Micron Technology, Inc. Heat sink chip package and method of making
US6255143B1 (en) * 1999-08-04 2001-07-03 St. Assembly Test Services Pte Ltd. Flip chip thermally enhanced ball grid array
JP3503133B2 (en) * 1999-12-10 2004-03-02 日本電気株式会社 Connection method of electronic device assembly and electronic device
US6437990B1 (en) * 2000-03-20 2002-08-20 Agere Systems Guardian Corp. Multi-chip ball grid array IC packages
US6404043B1 (en) * 2000-06-21 2002-06-11 Dense-Pac Microsystems, Inc. Panel stacking of BGA devices to form three-dimensional modules
US6469381B1 (en) * 2000-09-29 2002-10-22 Intel Corporation Carbon-carbon and/or metal-carbon fiber composite heat spreader
TW574752B (en) * 2000-12-25 2004-02-01 Hitachi Ltd Semiconductor module
SG95637A1 (en) * 2001-03-15 2003-04-23 Micron Technology Inc Semiconductor/printed circuit board assembly, and computer system
US6479321B2 (en) * 2001-03-23 2002-11-12 Industrial Technology Research Institute One-step semiconductor stack packaging method
US6552907B1 (en) * 2001-10-11 2003-04-22 Lsi Logic Corporation BGA heat ball plate spreader, BGA to PCB plate interface

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7311242B2 (en) * 2002-03-19 2007-12-25 Nxp, B.V. Design of an insulated cavity
US20050098612A1 (en) * 2002-03-19 2005-05-12 Jean-Claude Six Design of an insulated cavity
US20050104212A1 (en) * 2003-10-06 2005-05-19 Elpida Memory, Inc. Mounting structure for semiconductor parts and semiconductor device
US7265446B2 (en) * 2003-10-06 2007-09-04 Elpida Memory, Inc. Mounting structure for semiconductor parts and semiconductor device
KR100652397B1 (en) 2005-01-17 2006-12-01 삼성전자주식회사 Stack type semiconductor package using an interposer print circuit board
US20060186535A1 (en) * 2005-02-23 2006-08-24 Visteon Global Technologies, Inc. Semi-conductor die mount assembly
US7479695B2 (en) 2006-03-14 2009-01-20 Agere Systems Inc. Low thermal resistance assembly for flip chip applications
US20070216034A1 (en) * 2006-03-14 2007-09-20 Bachman Mark A Low thermal resistance assembly for flip chip applications
US7982307B2 (en) * 2006-11-22 2011-07-19 Agere Systems Inc. Integrated circuit chip assembly having array of thermally conductive features arranged in aperture of circuit substrate
US20080116567A1 (en) * 2006-11-22 2008-05-22 Ahmed Amin Flip Chip Assembly Having Improved Thermal Dissipation
EP2053654A3 (en) * 2007-10-22 2009-11-25 Rohde & Schwarz GmbH & Co. KG Cooled multichip module
US20090325415A1 (en) * 2008-06-30 2009-12-31 Gary Brist Modification of connections between a die package and a system board
US7785114B2 (en) * 2008-06-30 2010-08-31 Intel Corporation Modification of connections between a die package and a system board
US8410371B2 (en) 2009-09-08 2013-04-02 Cree, Inc. Electronic device submounts with thermally conductive vias and light emitting devices including the same
US20110056734A1 (en) * 2009-09-08 2011-03-10 Andrews Peter S Electronic device submounts with thermally conductive vias and light emitting devices including the same
WO2011031417A3 (en) * 2009-09-08 2011-07-07 Cree, Inc. Electronic device submounts with thermally conductive vias and light emitting devices including the same
CN102194774A (en) * 2010-03-19 2011-09-21 立锜科技股份有限公司 Heat-radiating type flip chip package structure and application thereof
US8772817B2 (en) 2010-12-22 2014-07-08 Cree, Inc. Electronic device submounts including substrates with thermally conductive vias
FR2972850A1 (en) * 2011-03-17 2012-09-21 Valeo Sys Controle Moteur Sas INSULATED DOUBLE-LAYER ELECTRONIC CIRCUIT AND METHOD FOR MANUFACTURING THE SAME
EP2500937A3 (en) * 2011-03-17 2017-10-18 Valeo Systèmes de Contrôle Moteur Electronic circuit with double insulating layer and method for manufacturing same
US20150380337A1 (en) * 2011-09-02 2015-12-31 Taiwan Semiconductor Manufacturing Company, Ltd. Thermally Enhanced Structure for Multi-Chip Device
US9530715B2 (en) * 2011-09-02 2016-12-27 Taiwan Semiconductor Manufacturing Company, Ltd. Thermally enhanced structure for multi-chip device
US20150116944A1 (en) * 2013-10-29 2015-04-30 Delphi Technologies, Inc. Electrical assembly with a solder sphere attached heat spreader
US11139258B2 (en) * 2015-02-09 2021-10-05 Micron Technology, Inc. Bonding pads with thermal pathways
CN109564910A (en) * 2016-08-10 2019-04-02 高通股份有限公司 Semiconductor group piece installing and its manufacturing method
CN110875266A (en) * 2018-08-30 2020-03-10 广东威灵汽车部件有限公司 Connection structure of semiconductor wafer
US20220087019A1 (en) * 2020-09-16 2022-03-17 Shih-Hsiung Lien Structure of memory module and modification method of memory module
US11778740B2 (en) * 2020-09-16 2023-10-03 Shih-Hsiung Lien Structure of memory module and modification method of memory module
US11817366B2 (en) 2020-12-07 2023-11-14 Nxp Usa, Inc. Semiconductor device package having thermal dissipation feature and method therefor
EP4084059A1 (en) * 2021-04-27 2022-11-02 NXP USA, Inc. Semiconductor device package having thermal dissipation feature and method therefor
CN115831888A (en) * 2022-11-26 2023-03-21 泓林微电子（昆山）有限公司 Double-side packaged chip heat radiation structure

Also Published As

Publication number Publication date
US6657311B1 (en) 2003-12-02

Similar Documents

Publication Publication Date Title
US6657311B1 (en) Heat dissipating flip-chip ball grid array
TWI529878B (en) Hybrid thermal interface material for ic packages with integrated heat spreader
US6756684B2 (en) Flip-chip ball grid array semiconductor package with heat-dissipating device and method for fabricating the same
US6404049B1 (en) Semiconductor device, manufacturing method thereof and mounting board
US6317326B1 (en) Integrated circuit device package and heat dissipation device
US7259457B2 (en) Die-up ball grid array package including a substrate capable of mounting an integrated circuit die and method for making the same
US6528876B2 (en) Semiconductor package having heat sink attached to substrate
KR100269528B1 (en) High performance, low cost multi-chip module package
US6316837B1 (en) Area array type semiconductor package and fabrication method
KR100698526B1 (en) Substrate having heat spreading layer and semiconductor package using the same
US7679176B2 (en) Semiconductor device and electronic control unit using the same
US20060249852A1 (en) Flip-chip semiconductor device
JPH08213506A (en) Low-profile ball grid array semiconductor package and its manufacture
JP2001291801A (en) Directly attached chip-scale package
JPH09167813A (en) Integrated circuit package
JP2001308257A (en) Multichip ball grid array ic package
US7605020B2 (en) Semiconductor chip package
US7361995B2 (en) Molded high density electronic packaging structure for high performance applications
US6650015B2 (en) Cavity-down ball grid array package with semiconductor chip solder ball
TW200408087A (en) Thermal enhance semiconductor package
JP2002110869A (en) Semiconductor device
WO2007051101A2 (en) Closed loop thermally enhanced flip chip bga
JP2001267699A (en) Chip scale packaging with coincident cte on printed circuit board
US7847414B2 (en) Chip package structure
TWI311354B (en) Multi-chip package structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HORTALEZA, EDGARDO R.;TORRES, ORLANDO F.;REEL/FRAME:012913/0074

Effective date: 20020516

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12