US20040036170A1 - Double bumping of flexible substrate for first and second level interconnects - Google Patents

Double bumping of flexible substrate for first and second level interconnects Download PDF

Info

Publication number
US20040036170A1
US20040036170A1 US10/225,085 US22508502A US2004036170A1 US 20040036170 A1 US20040036170 A1 US 20040036170A1 US 22508502 A US22508502 A US 22508502A US 2004036170 A1 US2004036170 A1 US 2004036170A1
Authority
US
United States
Prior art keywords
conductive bumps
conductive
interposer substrate
protruding
bumps protruding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/225,085
Inventor
Teck Lee
Kian Lee
Sian Khoo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/225,085 priority Critical patent/US20040036170A1/en
Priority to SG200702172-8A priority patent/SG154335A1/en
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KHENG, LEE TECK, KHOO, SIAN YONG, LEE, KIAN CHAI
Publication of US20040036170A1 publication Critical patent/US20040036170A1/en
Priority to US10/829,778 priority patent/US7320933B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486Via connections through the substrate with or without pins
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0103Zinc [Zn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0364Conductor shape
    • H05K2201/0367Metallic bump or raised conductor not used as solder bump
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0388Other aspects of conductors
    • H05K2201/0394Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10378Interposers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15Position of the PCB during processing
    • H05K2203/1572Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/243Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads

Definitions

  • the present invention relates generally to methods and apparatus of preparing and forming interconnections on an interposer substrate for assembling one or more semiconductor dice thereto and, particularly, providing interconnections on the interposer substrate for a first level interconnect and a second level interconnect.
  • Flip-chip attachment generally includes electrically and mechanically attaching a semiconductor die by its active surface to an interposer substrate or other carrier substrate using an array of discrete conductive elements formed on the semiconductor die.
  • the discrete conductive elements are formed and bonded to bond pads on the active surface of the semiconductor die, usually during fabrication of the semiconductor die along with a large number of others in wafer form, after which the wafer is singulated into the individual semiconductor die.
  • the discrete conductive elements usually are configured as minute conductive bumps or balls, but also may include studs, pillars or columns of various configurations.
  • the conductive bumps or discrete conductive elements are typically, in the case of solder balls, attached to the bond pads by first forming an under bump metal (UBM) compatible with the material of the bond pads as well as the solder balls.
  • UBM under bump metal
  • the UBM for solder balls to be placed on aluminum bond pads commonly includes metal layers, bottom to top, of Cr, Cu and Au.
  • the UBM may be formed by sputtering thin films over the aluminum bond pad through a patterning and etching process.
  • the UBM may also be formed by an electroplating process of Cu and/or Ni with a thin Au overlay.
  • a preformed solder ball (of, for example, 60% Sn and 40% Pb) may then be provided on the UBM and heated to a predetermined reflow temperature so as to bond the solder balls to the UBM structures on the wafer.
  • a solder paste may be disposed on the UBM and then heated to liquify and form a solder ball.
  • Each discrete conductive element is placed corresponding to mutually aligned locations of bond pads (or other I/O locations) on the semiconductor die and terminals on the carrier substrate when the two components are superimposed.
  • the semiconductor die is thus electrically and mechanically connected to the carrier substrate by, for example, reflowing conductive bumps of solder or curing conductive or conductor-filled epoxy bumps.
  • a dielectric underfill may then be disposed between the die and the carrier substrate for environmental protection and to enhance the mechanical attachment of the die to the carrier substrate.
  • U.S. Pat. No. 5,710,071 to Beddingfield et al. discloses a fairly typical flip-chip attachment of a bumped semiconductor die to a carrier substrate and a method of underfilling a gap between the semiconductor die and substrate.
  • Flip-chip type assemblies having a bumped semiconductor die employing a carrier substrate may be undesirably thick due to the combined height of the bumped semiconductor die and carrier substrate.
  • a carrier substrate such as the carrier substrate disclosed in the Beddingfield et al. reference
  • Ongoing goals of the computer industry include higher performance, lower cost, increased miniaturization of components, and greater packaging density of integrated circuits in, for example, a flip-chip type assembly.
  • thin flexible interposer substrates have been introduced in the industry.
  • U.S. Pat. No. 5,386,341 to Olson et al. discloses such a thin flexible substrate utilized as an interposer substrate between a bumped semiconductor die and a circuit board.
  • thin flexible substrates such as that disclosed in the Olson et al. reference, require that bumps formed on the semiconductor dice be formed precisely to predetermined specifications with very low dimensional tolerances. Any failure in forming the bumps and interconnections on the semiconductor dice precisely so that the semiconductor dice align with corresponding terminals on an interposer substrate typically results in unusable semiconductor dice. Such unusable semiconductor dice may be scrapped, which is extremely costly, as a result of bad interconnections. These reliability issues are only compounded with the increased miniaturization of the semiconductor components. Furthermore, the method of forming the UBM structures and conductive bumps or solder balls on each of the bond pads on the wafer is consumptive of time, process and materials and, thus, costly.
  • the present invention relates to methods and apparatus for improving the yield and reducing the cost of fabricating a flip-chip type semiconductor assembly.
  • the present invention is directed to forming an interposer substrate with interconnections formed on both a first surface and a second surface to provide a respective first level interconnect and a second level interconnect.
  • the interposer substrate may include first and second sets of conductive bumps respectively formed on the first surface and second surface thereof. Both sets of conductive bumps may be formed simultaneously by an electrolytic or electroless process.
  • the first set of conductive bumps may be configured to correspond with bond pad locations on at least one bumpless semiconductor die for the first level interconnect and the second set of conductive bumps may be configured to correspond with a pattern of interconnections on a circuit board or another semiconductor assembly for the second level interconnect.
  • the present invention provides structure for effecting interconnections on the interposer substrate for both a first level interconnection and second level interconnection, thereby eliminating the need for wafer bumping and the costs and reliability issues associated therewith. Furthermore, transferring such costs and reliability issues from fabrication of semiconductor dice on a wafer to fabrication of the far less expensive interposer substrate greatly reduces the cost of any defective parts which must be scrapped.
  • the interposer substrate includes through holes extending between the first surface and the second surface thereof. Conductive lines may be formed over the first surface to extend from the through holes to remote locations on the first surface that correspond with locations of the bond pads of a bare semiconductor die. A plating process may then be conducted to form a first set of conductive bumps at such alternate locations. The plating process may also be used to simultaneously form a second set of conductive bumps in the through holes on the second surface of the interposer substrate for the second level interconnection to, for example, a circuit board.
  • the second set of conductive bumps may also include a conductive paste disposed in the through holes, wherein conductive balls, such as solder balls, may be provided in the conductive paste on the second surface of the interposer substrate.
  • the plating process for simultaneously forming the first and second sets of conductive bumps on the respective first surface and second surface may be accomplished chemically in an electroless process or electrochemically in an electrolytic process.
  • the conductive materials that may be utilized in forming the conductive bumps may include at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin and gold.
  • a dielectric filler material may be disposed between the at least one bumpless semiconductor die and the interposer substrate.
  • the filler material may be provided by dispensing a flowable dielectric filler material to fill a gap between the bumpless semiconductor die attached to the interposer substrate.
  • the dielectric filler material may be a nonflowable filler material, in which case the nonflowable filler material may comprise a dielectric filler film.
  • the dielectric filler film is adhesively attached to either the semiconductor die or interposer substrate prior to attaching the bumpless semiconductor die to the interposer substrate.
  • the semiconductor device assembly of the present invention is mounted to a circuit board in an electronic system, such as a computer system.
  • the circuit board is electrically connected to a processor device which electrically communicates with an input device and an output device.
  • FIG. 1 illustrates a simplified cross-sectional view of an interposer substrate, depicting the interposer substrate having through holes formed therein, according to the present invention
  • FIG. 1A illustrates a simplified cross-sectional view of an interposer substrate, depicting an alternative through hole formed in the interposer substrate, according to the present invention
  • FIG. 2 illustrates a simplified cross-sectional view of the interposer substrate, depicting conductive lines formed on the interposer substrate, according to the present invention
  • FIG. 3 illustrates a simplified cross-sectional view of the interposer substrate, depicting the interposer substrate having bumps and a protective layer formed thereon, according to the present invention
  • FIG. 3A illustrates a simplified cross-sectional view of the interposer substrate, depicting an alternative method of arranging the conductive lines and bumps formed on the interposer substrate, according to the present invention
  • FIG. 4 illustrates a simplified cross-sectional view of a bumpless semiconductor die facing the bumped interposer substrate in an unattached position, according to the present invention
  • FIG. 5 illustrates a simplified cross-sectional view of the bumpless semiconductor die attached to the interposer substrate with filler material dispensed therebetween, according to the present invention
  • FIG. 6 illustrates a cross-sectional view of an alternative method of forming a filler material between a bumpless semiconductor die and an interposer substrate, depicting the bumpless semiconductor die facing the bumped interposer substrate in an unattached position with a non-flowable filler material disposed over the interposer substrate, according to the present invention
  • FIG. 7 illustrates a simplified cross-sectional view of the non-flowable filler material alternatively disposed between the bumpless semiconductor die attached to the interposer substrate, according to the present invention
  • FIG. 8 illustrates a simplified top view of the interposer substrate having an array of die attach sites, depicting semiconductor dice attached to the die attach sites, according to the present invention
  • FIG. 9 illustrates a simplified cross-sectional view of a singulated semiconductor assembly having an encapsulation material formed thereover, according to the present invention
  • FIG. 10 illustrates a second embodiment of an interposer substrate depicting multiple levels of conductive lines in the interposer substrate, according to the present invention
  • FIG. 11 illustrates a simplified side view of the interposer substrate with multiple levels attached to multiple semiconductor dice, according to the present invention.
  • FIG. 12 illustrates a block diagram of the semiconductor assembly of the present invention interconnected to an electronic system, according to the present invention.
  • FIGS. 1 - 3 illustrate a process that may be used for fabricating an interposer substrate having a first and second level interconnects formed thereon.
  • an interposer substrate 110 including a first surface 112 and a second surface 114 is depicted.
  • Interposer substrate 110 may comprise a flexible material such as, for example, a polyimide or other polymeric material.
  • Interposer substrate 110 is utilized to provide an electrical interconnect between one or more semiconductor dice and other electronic components located external to interposer substrate 110 .
  • the interposer substrate 110 may include through holes 116 extending between the first surface 112 and second surface 114 thereof for electrically interconnecting a semiconductor chip to external components, as explained hereinafter.
  • the through holes 116 may include tapered, frustoconical walls 118 extending between the first surface 112 and second surface 114 , which, as shown, taper inward from the second surface 114 of the interposer substrate 110 .
  • the tapered through holes 116 may be formed using any suitable method known in the art, such as, for example, a wet chemical etch or laser ablation.
  • Through holes 116 formed using a wet etch may result in a tapered wall angle of approximately 45 degrees from the vertical, which angle may vary depending on the type of reactive chemical etchant utilized for removing the interposer substrate material. From a production standpoint, such wet etching may be preferred since many interposer substrates may be processed at a relatively minimal process time. On the other hand, while laser ablation techniques may be more time consuming, they provide greater versatility in forming a broad range of tapered angles, which may be advantageous depending on the requirements of the designer of the interposer substrate.
  • interposer substrate 110 may include through holes 116 therein formed using a mechanical punch, as known in the art.
  • the punch may be configured to form any shape of through hole, such as circular, square and the like, wherein the through holes 116 are defined by parallel punched walls 119 .
  • the punched walls 119 may substantially extend orthogonal to the first surface 112 and the second surface 114 of the interposer substrate 110 .
  • FIG. 2 illustrates the interposer substrate 110 with conductive lines 120 formed on a first surface 112 thereof.
  • the conductive lines 120 are a copper or a copper alloy material.
  • conductive lines 120 may include any suitable electrically conductive material such as, for example, gold, aluminum, nickel and alloys thereof.
  • the conductive lines 120 may be formed by any known method in the art, such as deposition and etching processes, screen printing or a tape carrying preformed conductive traces, etc.
  • the conductive lines 120 may be formed by depositing a layer of conductive material over the first surface 112 of the interposer substrate 110 .
  • Such depositing of conductive material may be accomplished by physical vapor deposition, chemical vapor deposition, sputtering, screen printing, vacuum deposition, or other any known method of depositing a thin conductive material.
  • the layer of conductive material may then be selectively masked and patterned using a positive or negative photoresist as known in the art followed by etching using a wet or dry etch to form the conductive lines 120 .
  • the conductive lines 120 may extend over the first surface 112 so that a first portion 122 extends over a through hole 116 and a second portion 124 extends to a predetermined position remote from the associated through hole 116 on the first surface 112 of the interposer substrate 110 .
  • a predetermined remote position is selected to proximately correspond with a first level interconnect pattern, such as a bond pad pattern of a semiconductor die.
  • multiple conductive lines 120 may be formed so that each conductive line 120 may extend from and/or over a through hole 116 to a predetermined remote position on the first surface 112 of the interposer substrate 110 .
  • FIG. 3 illustrates the interposer substrate 110 with conductive bumps 130 formed on the first surface 112 and conductive bumps 132 formed on the second surface 114 of the interposer substrate 110 .
  • the conductive lines 120 may have a protective layer 134 applied thereover.
  • the protective layer may comprise any electrical and environmental barrier formed of any known material, such as a solder resist.
  • the protective layer 134 may be provided in the form of an epoxy-based paste or in dry film form, which serves as a surface insulator and mask for those areas where electrical interconnection and plating is not wanted.
  • the protective layer 134 may be blanket deposited and selectively etched to form apertures exposing the second portions 124 of the conductive lines 120 .
  • the second portions 124 of the conductive lines 120 may be exposed for facilitating the formation of the conductive bumps 130 thereon.
  • a protective layer 134 comprising, for example, a solder resist, may be applied over second surface 114 .
  • a dry film protective layer 134 not only protects conductive lines 120 but, as best shown in FIG. 3, precise location of the apertures and sizing and configuration of the apertures formed in a protective layer 134 facilitates formation of conductive bumps 130 and 132 and enables a finer design rule as to bump size and pitch.
  • the conductive bumps 130 may be formed on the exposed second portion 124 of the conductive lines 120 by an electrolytic plating process or an electroless plating process. Such conductive bumps 130 may be sized and configured in the predetermined locations of the second portion 124 of the conductive lines 120 to correspond with bond pads of a semiconductor die (not shown). Alternatively, the conductive bumps may be formed in recesses 136 so that the conductive bumps 130 abut with an end 126 of the second portion 124 while also being disposed in the recesses 136 (see FIG. 3A).
  • Such a recess for the conductive bumps to be disposed in may result in a reduction of height in the conductive bumps 130 with respect to the interposer substrate 110 compared to providing the conductive bumps 130 directly on the conductive lines 120 .
  • the conductive bumps 130 are configured to slightly protrude from the first surface 112 of the interposer substrate 110 as a first level interconnect and configured to correspond to and interconnect with a bond pad outline on a semiconductor die.
  • Conductive bumps 132 are formed in the through holes 116 and are sized and configured to protrude slightly from the second surface 114 of the interposer substrate 110 .
  • the conductive bumps 132 may be configured to electrically and mechanically interconnect with the first portions 122 of the conductive lines 120 that extend to and/or over the through holes 116 on the first surface 112 of the interposer substrate 110 .
  • the conductive elements 132 are configured in an array as a second level interconnect and configured to correspond to and interconnect with a terminal pad pattern of a circuit board, other higher-level packaging or even another semiconductor substrate. It should also be noted that conductive lines 120 , as shown in broken lines in FIG.
  • conductive lines may be used on either the first surface 112 , the second surface 114 , or both as desired or required, in accordance with the present invention.
  • both the conductive bumps 130 and the conductive bumps 132 may be formed simultaneously by the above-referenced electrolytic plating or electroless plating processes.
  • an electrolytic plating process is a metal deposition process in which an electrolyte, or a solution containing dissolved salts of the metal to be plated, transfers cations from an anode into the electrolyte and onto the exposed first portions 122 and second portions 124 of conductive lines 120 serving as a cathode by means of a direct electrical current applied to the electrolyte from the anode to the cathode, as known in the art.
  • the metal may be caused to deposit and build up to a predetermined size to form the conductive bumps 130 and conductive bumps 132 on the exposed second portions 124 of the conductive lines 120 and the exposed first portions 122 of the conductive lines 120 extending over the through hole 116 , respectively, in the interposer substrate 110 .
  • the conductive bumps 130 and conductive bumps 132 may be formed simultaneously on the interposer substrate 110 in an electroless plating process.
  • an electroless plating process comprises the deposition of metallic particles from a chemical solution, usually at elevated temperatures, without an electrical current flowing as is used in the electrolytic plating process.
  • the electroless plating process is highly controlled in producing a uniform thickness of up to several mils; however, such electroless plating process is more time-consuming than the electrolytic process.
  • either the electrolytic plating or the electroless plating process may be utilized in forming the conductive bumps 130 and conductive bumps 132 .
  • the electrolytic plating process employs an electrochemical plating process for depositing a conductive material.
  • the electroless plating process employs a chemical plating process.
  • the conductive materials utilized in the electrolytic plating and electroless plating processes may include a base layer of tin or nickel followed by a gold layer, or plated layers of tin/silver/copper and alloys thereof.
  • Other conductive materials may be utilized in the plating process in various combinations of plated layers as known in the art such as, for example, copper, nickel, chromium, zinc, brass, cadmium, silver, lead, tin and gold and alloys thereof.
  • conductive bumps 130 may be formed or coated with a surface finish or coating comprising a compliant, deformable or compressible material to help relax coplanarity requirements for conductive bumps 130 and 132 . If such a surface finish is employed, slight compression of a semiconductor die 140 (see FIG. 5) against conductive bumps 130 or compression of interposer substrate 110 against a carrier substrate such as a printed circuit board (not shown) will bring the outer ends or tips of conductive bumps 130 , 132 of somewhat different heights into coplanarity at a common level without damage to the conductive bumps 130 , 132 or to other elements of semiconductor die 140 or interposer substrate 110 .
  • a surface finish or coating comprising a compliant, deformable or compressible material to help relax coplanarity requirements for conductive bumps 130 and 132 .
  • Suitable surface finish materials for providing some relaxation of coplanarity issues include, without limitation, gold, a conductive or conductor-filled polymer, or PbSn solder.
  • gold may be plated as part of the bump plating process, as may consecutive layers of tin and lead, while a polymer or a solder paste may be applied to the surfaces of conductive bumps 132 after formation thereof.
  • the electrolytic plating or electroless plating processes may be limited to forming the conductive bumps 130 in their entireties.
  • the plating process may not fill the through holes 116 to sufficiently form the conductive bumps 132 in the time taken for entirely forming the conductive bumps 130 .
  • the through holes 116 may be filled with a conductive paste 138 , such as a solder paste.
  • Preformed conductive bumps 132 may then be disposed in the conductive paste 138 so that the conductive bumps 132 slightly protrude from the second surface 114 of the interposer substrate 110 as a second level interconnect to correspond to and interconnect with a terminal pad pattern of a circuit board, other carrier substrate, or another semiconductor assembly.
  • the preformed conductive bumps 132 used in this alternative may comprise any conductive material, such as solder balls. Further, a conductive paste may be used to fill through holes 116 without prior plating, if desired.
  • FIG. 4 a partial cross-sectional view of the interposer substrate 110 of the present invention and a semiconductor die 140 in a mutually superimposed but not yet assembled position is illustrated.
  • the interposer substrate 110 includes the conductive bumps 130 and conductive bumps 132 formed on and extending from the respective first surface 112 and second surface 114 thereof.
  • the semiconductor die 140 includes an active surface 142 and a back surface 144 with an array of bond pads 146 on the active surface 142 thereof.
  • the semiconductor dice 140 utilized in the present invention are bare, bumpless semiconductor dice and, more specifically, the active surfaces 142 of the semiconductor dice 140 do not include conductive bumps formed on or bonded to the bond pads 146 thereof. As shown, individual semiconductor dice 140 may be assembled with individual interposer substrates 110 .
  • the conductive bumps 130 on the interposer substrate 110 are positioned and aligned with the bond pads 146 on the semiconductor die 140 in preparation for a first level interconnect.
  • Such positioning and aligning of the semiconductor die 140 to the conductive bumps 130 of the interposer substrate 110 may be accomplished with mechanically or optically referenced pick and place equipment as well known in the art.
  • FIG. 5 illustrates the semiconductor die 140 mounted to the interposer substrate 110 so that the bond pads 146 interconnect with the conductive bumps 130 formed on the interposer substrate.
  • Such an interconnection forms a gap between the semiconductor die 140 and interposer substrate 110 , wherein a dielectric flowable filler material 150 may be dispensed from dispenser head 152 to fill the gap.
  • the conductive bumps and bond pads Prior to dispensing the dielectric filler material, the conductive bumps and bond pads may be bonded in a suitable process for the material or materials of conductive bumps 130 . For example, if a plated bump with a thin gold coating is used for conductive bumps 130 , thermosonic bonding may be used to interconnect conductive bumps 130 with bond pads 146 .
  • Heat-induced bump reflow may be used if conductive bumps are formed of a tin/lead, silver, or other solder material. Eutectic bonding may also be employed.
  • the dielectric filler material 150 may then be dispensed to fill the gap by any known method in the art such as, for example, capillary action or by positive pressure from dispenser head 152 , with optional application of a negative pressure (vacuum) to the gap at a location opposite dispenser head 152 .
  • FIGS. 6 and 7 illustrate an alternative method of providing dielectric filler material 150 between the semiconductor die and the interposer substrate.
  • a nonconductive film 154 which is non-flowable, is positioned on the interposer substrate 110 over first surface 112 .
  • the nonconductive film 154 may comprise an adhesive resin to facilitate attaching the nonconductive film 154 to the semiconductor die 140 or interposer substrate 110 , after which the semiconductor die 140 may be mounted to the interposer substrate 110 in a manner similar to that described above.
  • the conductive bumps 130 are caused to pierce through the nonconductive film 154 by application of pressure and heat to the semiconductor die 140 and interposer substrate 110 to make contact with the bond pads 146 on the semiconductor die 140 .
  • the conductive bumps 130 may then be heated to a higher temperature to undergo a reflow process for bonding to the bond pads 146 on the semiconductor die 140 .
  • the nonconductive film 154 utilized in this alternative method may include a suitable non-flowable filler material as known in the art such as, for example, a UF 511 or UF 527 nonconductive film (NCF), each manufactured by Hitachi Chemical, Semiconductor Material Division, Japan.
  • an anisotropic conductive film wherein conductivity is restricted to the Z-axis perpendicular to the plane of the film may be employed.
  • the conductive bumps 130 need not pierce the ACF, as the bond pads 146 and conductive bumps 130 will be placed in electrical contact through mutually laterally insulated conductive elements carried by the dielectric portion of the ACF and extending therethrough transverse to the plane of the film.
  • a suitable ACF includes an FC 212K or FC 262B film from Hitachi Chemical, Semiconductor Material Division, Japan.
  • an NCF may be provided over the active surface 142 of the semiconductor die 140 and other unsingulated dice at the wafer level.
  • the wafer having the NCF disposed thereon may then be singulated into individual semiconductor dice, which then may be mounted face down on the interposer substrate 110 so that the conductive bumps 130 pierce the nonconductive film 154 and mechanically and electrically contact the bond pads 146 on the singlulated semiconductor dice 140 , in a manner similar to that previously described.
  • an ACF may be applied at the wafer level.
  • FIG. 8 a top plan view of a multiple die site interposer substrate 1110 with multiple semiconductor dice 140 attached thereto is illustrated.
  • the interposer substrate 1110 includes multiple die attach sites 160 in a matrix of columns and rows. Each die attach site 160 is configured to receive a semiconductor die 140 and includes the conductive bumps 130 , conductive lines 120 and through holes 116 as previously set forth herein.
  • Broken lines 162 are depicted to indicate where the interposer substrate 1110 may be separated into individual semiconductor assembly packages including individual interposer substrates 110 in a singulation process. The singulation process may be accomplished by sawing, by laser or electrodischarge machining or by any known separation or singulation process.
  • assembly of individual interposer substrates 110 with individual semiconductor dice 140 is also contemplated as within the scope of the present invention.
  • FIG. 9 illustrates an individual semiconductor assembly package 170 with an encapsulation material 172 formed thereon.
  • a dielectric encapsulation material 172 may be provided over each of the semiconductor dice 140 and its associated interposer substrate 110 .
  • the encapsulation material may be provided by any known process, such as transfer molding, injection molding or pot molding.
  • the encapsulation material 172 provides environmental protection to the semiconductor die 140 .
  • a dielectric filler material 150 or an NCF 154 may also be employed, as desired, prior to encapsulation.
  • interposer substrate 1110 may be employed to encapsulate the back sides and sides of all semiconductor dice attached thereto, followed by singulation of individual assemblies of semiconductor dice 140 with associated interposer substrates along broken lines 162 , as by sawing.
  • interposer substrate 110 provides conductive bumps 130 formed on the first surface 112 thereof to provide a first level interconnect to bond pads 146 of a semiconductor die 140 . Additionally, interposer substrate 110 provides conductive bumps 132 on the second surface 114 thereof to provide a second level interconnect to a carrier substrate or another semiconductor assembly. With this arrangement, the conventional step of wafer bumping is eliminated by providing the conductive bumps 130 on the interposer substrate 110 . Therefore, it can be well appreciated by a person of ordinary skill in the art that if the conductive bumps 130 on an interposer substrate 110 are faulty, the cost of replacing the interposer substrate 110 is substantially less than the replacement of semiconductor dice having faulty bumps.
  • semiconductor dice are more costly to replace than the interposer substrate 110 .
  • simultaneously forming the conductive bumps 132 and conductive bumps 130 on the interposer substrate is cost effective and simplifies the assembly and fabrication process.
  • the present invention may be used to eliminate the use of solder balls, thereby providing a lead-free assembly.
  • FIG. 10 illustrates a multilevel interposer substrate 210 , according to a second embodiment of the present invention.
  • the interposer substrate 210 includes a first surface 212 and a second surface 214 with recesses 216 formed in the second surface 114 thereof. Similar to the first embodiment, conductive lines 220 may be formed over the first surface 212 .
  • the interposer substrate 210 includes additional conductive line connections 228 at multiple levels within the interposer substrate 210 , which interconnect to the conductive lines 220 on the first surface 212 .
  • Conductive bumps 230 may be formed on the conductive lines 220 on the first surface 212 by a plating process as set forth with respect to the first embodiment.
  • Conductive bumps 232 may also be formed in the recesses 216 on the second surface 214 through the plating process, simultaneously with conductive bumps 230 .
  • a conductive paste and conductive ball such as a solder ball, may be disposed in the recesses 216 on the second surface 214 of the interposer substrate 210 .
  • a portion of recesses 216 may, of course, be plated during formation of conductive bumps 230 .
  • FIG. 11 illustrates the interposer substrate 210 of the second embodiment with multiple semiconductor dice 240 mounted thereon by conductive bumps 230 on bond pads 246 to form a multi-die package 270 .
  • the semiconductor dice 240 may be underfilled with a dielectric filler material 250 or an NCF 254 and encapsulated with an encapsulation material 272 for environmental protection of the semiconductor dice 240 , as previously set forth with respect to the first embodiment.
  • interposer substrate 210 includes the conductive bumps 230 and the conductive elements 232 on the respective first 212 and second 214 surfaces to provide a respective first level interconnect and second level interconnect.
  • fabricating a multi-chip module using a single level interposer substrate 110 lies within the scope of the present invention and that the use of conductive lines on both first and second surfaces 112 , 114 of an interposer substrate 110 may be particularly suitable for fabrication of such a multi-chip module.
  • semiconductor assembly package 170 or 270 of the first and second embodiments or equivalents thereof may be respectively mounted to a circuit board 310 in an electronic system 300 , such as a computer system.
  • the circuit board 310 may be connected to a processor device 320 which communicates with an input device 330 and an output device 340 .
  • the input device 330 may comprise a keyboard, mouse, joystick or any other type of electronic input device.
  • the output device 340 may comprise a monitor, printer or storage device, such as a disk drive, or any other type of output device.
  • the processor device 320 may be, but is not limited to, a microprocessor or a circuit card including hardware for processing instructions for the electronic system 300 . Additional structure for the electronic system 300 is readily apparent to those of ordinary skill in the art.
  • the present invention provides a simple, robust and economical interposer substrate and resulting packaged semiconductor die or dice.
  • the bumping of an interposer substrate enables discarding of defective interposer substrates before attachment of a semiconductor die thereto and thus eliminates scrapping of assemblies due to defective interconnects.
  • the capability of forming bumps on both sides of an interposer substrate by simultaneous plating thereof speeds the interposer fabrication process and results in exact bump placement and precise bump dimensioning.
  • the elimination of wafer bumping with solder balls by use of the present invention also speeds up the die fabrication process and eliminates defective bumping concerns with respect to the wafer.
  • the present invention enables reduction in package thickness in comparison to solder-bumped assemblies and a further reduction in thickness through the use of bumps disposed in through holes or vias. Even if solder balls are employed for the second level interconnect, placement thereof is facilitated by the presence of the through holes or vias in which the solder balls may be disposed, as is a reduction in package thickness by recessing of a portion of the solder balls.

Abstract

An apparatus and method for improving the yield and reducing the cost of forming a semiconductor device assembly. An interposer substrate is formed with interconnections in the form of conductive bumps on both a first surface and a second surface to provide a respective first level interconnect and a second level interconnect for a semiconductor die to be mounted to the interposer substrate. The conductive bumps and conductive elements may be formed simultaneously by a plating process. The conductive bumps on the first surface are arranged to correspond with bond pads of a semiconductor die for the first level interconnect. The conductive bumps on the second surface are configured to correspond with a terminal pad pattern of a carrier substrate or other higher-level packaging.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates generally to methods and apparatus of preparing and forming interconnections on an interposer substrate for assembling one or more semiconductor dice thereto and, particularly, providing interconnections on the interposer substrate for a first level interconnect and a second level interconnect. [0002]
  • 2. State of the Art [0003]
  • Interconnection and packaging-related issues are among the factors that determine not only the number of circuits that can be integrated on a chip but also the performance of the chip. These issues have gained in importance as advances in chip design have led to reduced sizes of transistors and enhanced chip complexity. The industry has come to realize that merely having a fast chip will not necessarily result in a fast system; the fast chip must also be supported by equally fast and reliable connections. Essentially, the connections, in conjunction with the packaging, supply the chip with signals and power and redistribute the tightly packed terminals of the chip to the terminals of a carrier substrate and then to a circuit board. [0004]
  • One example of such an integrated circuit device is known as a “flip-chip.” Flip-chip attachment generally includes electrically and mechanically attaching a semiconductor die by its active surface to an interposer substrate or other carrier substrate using an array of discrete conductive elements formed on the semiconductor die. The discrete conductive elements are formed and bonded to bond pads on the active surface of the semiconductor die, usually during fabrication of the semiconductor die along with a large number of others in wafer form, after which the wafer is singulated into the individual semiconductor die. [0005]
  • The discrete conductive elements usually are configured as minute conductive bumps or balls, but also may include studs, pillars or columns of various configurations. The conductive bumps or discrete conductive elements are typically, in the case of solder balls, attached to the bond pads by first forming an under bump metal (UBM) compatible with the material of the bond pads as well as the solder balls. The UBM for solder balls to be placed on aluminum bond pads commonly includes metal layers, bottom to top, of Cr, Cu and Au. The UBM may be formed by sputtering thin films over the aluminum bond pad through a patterning and etching process. The UBM may also be formed by an electroplating process of Cu and/or Ni with a thin Au overlay. A preformed solder ball (of, for example, 60% Sn and 40% Pb) may then be provided on the UBM and heated to a predetermined reflow temperature so as to bond the solder balls to the UBM structures on the wafer. Alternatively, a solder paste may be disposed on the UBM and then heated to liquify and form a solder ball. [0006]
  • Each discrete conductive element is placed corresponding to mutually aligned locations of bond pads (or other I/O locations) on the semiconductor die and terminals on the carrier substrate when the two components are superimposed. The semiconductor die is thus electrically and mechanically connected to the carrier substrate by, for example, reflowing conductive bumps of solder or curing conductive or conductor-filled epoxy bumps. A dielectric underfill may then be disposed between the die and the carrier substrate for environmental protection and to enhance the mechanical attachment of the die to the carrier substrate. For example, U.S. Pat. No. 5,710,071 to Beddingfield et al. discloses a fairly typical flip-chip attachment of a bumped semiconductor die to a carrier substrate and a method of underfilling a gap between the semiconductor die and substrate. [0007]
  • Flip-chip type assemblies having a bumped semiconductor die employing a carrier substrate, such as the carrier substrate disclosed in the Beddingfield et al. reference, may be undesirably thick due to the combined height of the bumped semiconductor die and carrier substrate. Ongoing goals of the computer industry include higher performance, lower cost, increased miniaturization of components, and greater packaging density of integrated circuits in, for example, a flip-chip type assembly. In an effort to meet goals such as increased miniaturization by limiting the height of a flip-chip type assembly, thin flexible interposer substrates have been introduced in the industry. [0008]
  • U.S. Pat. No. 5,386,341 to Olson et al. discloses such a thin flexible substrate utilized as an interposer substrate between a bumped semiconductor die and a circuit board. However, thin flexible substrates, such as that disclosed in the Olson et al. reference, require that bumps formed on the semiconductor dice be formed precisely to predetermined specifications with very low dimensional tolerances. Any failure in forming the bumps and interconnections on the semiconductor dice precisely so that the semiconductor dice align with corresponding terminals on an interposer substrate typically results in unusable semiconductor dice. Such unusable semiconductor dice may be scrapped, which is extremely costly, as a result of bad interconnections. These reliability issues are only compounded with the increased miniaturization of the semiconductor components. Furthermore, the method of forming the UBM structures and conductive bumps or solder balls on each of the bond pads on the wafer is consumptive of time, process and materials and, thus, costly. [0009]
  • Therefore, it would be advantageous to limit the time required for wafer bumping including the respective formation and attachment of the UBM structure and solder balls on the wafer. It would also be advantageous to prevent the loss of semiconductor dice due to failed interconnections on the semiconductor dice. [0010]
  • BRIEF SUMMARY OF THE INVENTION
  • The present invention relates to methods and apparatus for improving the yield and reducing the cost of fabricating a flip-chip type semiconductor assembly. The present invention is directed to forming an interposer substrate with interconnections formed on both a first surface and a second surface to provide a respective first level interconnect and a second level interconnect. The interposer substrate may include first and second sets of conductive bumps respectively formed on the first surface and second surface thereof. Both sets of conductive bumps may be formed simultaneously by an electrolytic or electroless process. The first set of conductive bumps may be configured to correspond with bond pad locations on at least one bumpless semiconductor die for the first level interconnect and the second set of conductive bumps may be configured to correspond with a pattern of interconnections on a circuit board or another semiconductor assembly for the second level interconnect. With this arrangement, the present invention provides structure for effecting interconnections on the interposer substrate for both a first level interconnection and second level interconnection, thereby eliminating the need for wafer bumping and the costs and reliability issues associated therewith. Furthermore, transferring such costs and reliability issues from fabrication of semiconductor dice on a wafer to fabrication of the far less expensive interposer substrate greatly reduces the cost of any defective parts which must be scrapped. [0011]
  • In one aspect of the present invention, the interposer substrate includes through holes extending between the first surface and the second surface thereof. Conductive lines may be formed over the first surface to extend from the through holes to remote locations on the first surface that correspond with locations of the bond pads of a bare semiconductor die. A plating process may then be conducted to form a first set of conductive bumps at such alternate locations. The plating process may also be used to simultaneously form a second set of conductive bumps in the through holes on the second surface of the interposer substrate for the second level interconnection to, for example, a circuit board. Alternatively, the second set of conductive bumps may also include a conductive paste disposed in the through holes, wherein conductive balls, such as solder balls, may be provided in the conductive paste on the second surface of the interposer substrate. [0012]
  • According to the present invention, the plating process for simultaneously forming the first and second sets of conductive bumps on the respective first surface and second surface may be accomplished chemically in an electroless process or electrochemically in an electrolytic process. The conductive materials that may be utilized in forming the conductive bumps may include at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin and gold. [0013]
  • In another aspect of the present invention, a dielectric filler material may be disposed between the at least one bumpless semiconductor die and the interposer substrate. The filler material may be provided by dispensing a flowable dielectric filler material to fill a gap between the bumpless semiconductor die attached to the interposer substrate. Alternatively, the dielectric filler material may be a nonflowable filler material, in which case the nonflowable filler material may comprise a dielectric filler film. The dielectric filler film is adhesively attached to either the semiconductor die or interposer substrate prior to attaching the bumpless semiconductor die to the interposer substrate. [0014]
  • In another aspect of the present invention, the semiconductor device assembly of the present invention is mounted to a circuit board in an electronic system, such as a computer system. In the electronic system, the circuit board is electrically connected to a processor device which electrically communicates with an input device and an output device. [0015]
  • Other features and advantages of the present invention will become apparent to those of skill in the art through a consideration of the ensuing description, the accompanying drawings and the appended claims.[0016]
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention may be ascertained from the following description of the invention when read in conjunction with the accompanying drawings, wherein: [0017]
  • FIG. 1 illustrates a simplified cross-sectional view of an interposer substrate, depicting the interposer substrate having through holes formed therein, according to the present invention; [0018]
  • FIG. 1A illustrates a simplified cross-sectional view of an interposer substrate, depicting an alternative through hole formed in the interposer substrate, according to the present invention; [0019]
  • FIG. 2 illustrates a simplified cross-sectional view of the interposer substrate, depicting conductive lines formed on the interposer substrate, according to the present invention; [0020]
  • FIG. 3 illustrates a simplified cross-sectional view of the interposer substrate, depicting the interposer substrate having bumps and a protective layer formed thereon, according to the present invention; [0021]
  • FIG. 3A illustrates a simplified cross-sectional view of the interposer substrate, depicting an alternative method of arranging the conductive lines and bumps formed on the interposer substrate, according to the present invention; [0022]
  • FIG. 4 illustrates a simplified cross-sectional view of a bumpless semiconductor die facing the bumped interposer substrate in an unattached position, according to the present invention; [0023]
  • FIG. 5 illustrates a simplified cross-sectional view of the bumpless semiconductor die attached to the interposer substrate with filler material dispensed therebetween, according to the present invention; [0024]
  • FIG. 6 illustrates a cross-sectional view of an alternative method of forming a filler material between a bumpless semiconductor die and an interposer substrate, depicting the bumpless semiconductor die facing the bumped interposer substrate in an unattached position with a non-flowable filler material disposed over the interposer substrate, according to the present invention; [0025]
  • FIG. 7 illustrates a simplified cross-sectional view of the non-flowable filler material alternatively disposed between the bumpless semiconductor die attached to the interposer substrate, according to the present invention; [0026]
  • FIG. 8 illustrates a simplified top view of the interposer substrate having an array of die attach sites, depicting semiconductor dice attached to the die attach sites, according to the present invention; [0027]
  • FIG. 9 illustrates a simplified cross-sectional view of a singulated semiconductor assembly having an encapsulation material formed thereover, according to the present invention; [0028]
  • FIG. 10 illustrates a second embodiment of an interposer substrate depicting multiple levels of conductive lines in the interposer substrate, according to the present invention; [0029]
  • FIG. 11 illustrates a simplified side view of the interposer substrate with multiple levels attached to multiple semiconductor dice, according to the present invention; and [0030]
  • FIG. 12 illustrates a block diagram of the semiconductor assembly of the present invention interconnected to an electronic system, according to the present invention.[0031]
  • DETAILED DESCRIPTION OF THE INVENTION
  • Embodiments of the present invention will be hereinafter described with reference to the accompanying drawings. It would be understood that these illustrations are not to be taken as actual views of any specific apparatus or method of the present invention, but are merely exemplary, idealized representations employed to more clearly and fully depict the present invention than might otherwise be possible. Additionally, elements and features common between the drawing figures retain the same or similar numerical designation. [0032]
  • FIGS. [0033] 1-3 illustrate a process that may be used for fabricating an interposer substrate having a first and second level interconnects formed thereon. Referring first to FIG. 1, an interposer substrate 110 including a first surface 112 and a second surface 114 is depicted. Interposer substrate 110 may comprise a flexible material such as, for example, a polyimide or other polymeric material. Interposer substrate 110 is utilized to provide an electrical interconnect between one or more semiconductor dice and other electronic components located external to interposer substrate 110.
  • The [0034] interposer substrate 110 may include through holes 116 extending between the first surface 112 and second surface 114 thereof for electrically interconnecting a semiconductor chip to external components, as explained hereinafter. The through holes 116 may include tapered, frustoconical walls 118 extending between the first surface 112 and second surface 114, which, as shown, taper inward from the second surface 114 of the interposer substrate 110. The tapered through holes 116 may be formed using any suitable method known in the art, such as, for example, a wet chemical etch or laser ablation.
  • Through [0035] holes 116 formed using a wet etch may result in a tapered wall angle of approximately 45 degrees from the vertical, which angle may vary depending on the type of reactive chemical etchant utilized for removing the interposer substrate material. From a production standpoint, such wet etching may be preferred since many interposer substrates may be processed at a relatively minimal process time. On the other hand, while laser ablation techniques may be more time consuming, they provide greater versatility in forming a broad range of tapered angles, which may be advantageous depending on the requirements of the designer of the interposer substrate.
  • Alternatively, as illustrated in FIG. 1A, [0036] interposer substrate 110 may include through holes 116 therein formed using a mechanical punch, as known in the art. The punch may be configured to form any shape of through hole, such as circular, square and the like, wherein the through holes 116 are defined by parallel punched walls 119. The punched walls 119 may substantially extend orthogonal to the first surface 112 and the second surface 114 of the interposer substrate 110.
  • FIG. 2 illustrates the [0037] interposer substrate 110 with conductive lines 120 formed on a first surface 112 thereof. Preferably, the conductive lines 120 are a copper or a copper alloy material. However, conductive lines 120 may include any suitable electrically conductive material such as, for example, gold, aluminum, nickel and alloys thereof.
  • The [0038] conductive lines 120 may be formed by any known method in the art, such as deposition and etching processes, screen printing or a tape carrying preformed conductive traces, etc. By way of example, the conductive lines 120 may be formed by depositing a layer of conductive material over the first surface 112 of the interposer substrate 110. Such depositing of conductive material may be accomplished by physical vapor deposition, chemical vapor deposition, sputtering, screen printing, vacuum deposition, or other any known method of depositing a thin conductive material. The layer of conductive material may then be selectively masked and patterned using a positive or negative photoresist as known in the art followed by etching using a wet or dry etch to form the conductive lines 120.
  • The [0039] conductive lines 120 may extend over the first surface 112 so that a first portion 122 extends over a through hole 116 and a second portion 124 extends to a predetermined position remote from the associated through hole 116 on the first surface 112 of the interposer substrate 110. Such a predetermined remote position is selected to proximately correspond with a first level interconnect pattern, such as a bond pad pattern of a semiconductor die. In this manner, multiple conductive lines 120 may be formed so that each conductive line 120 may extend from and/or over a through hole 116 to a predetermined remote position on the first surface 112 of the interposer substrate 110.
  • FIG. 3 illustrates the [0040] interposer substrate 110 with conductive bumps 130 formed on the first surface 112 and conductive bumps 132 formed on the second surface 114 of the interposer substrate 110. Prior to forming the conductive bumps 130, the conductive lines 120 may have a protective layer 134 applied thereover. The protective layer may comprise any electrical and environmental barrier formed of any known material, such as a solder resist. The protective layer 134 may be provided in the form of an epoxy-based paste or in dry film form, which serves as a surface insulator and mask for those areas where electrical interconnection and plating is not wanted. The protective layer 134 may be blanket deposited and selectively etched to form apertures exposing the second portions 124 of the conductive lines 120. By this arrangement, the second portions 124 of the conductive lines 120 may be exposed for facilitating the formation of the conductive bumps 130 thereon. It is also contemplated that a protective layer 134 comprising, for example, a solder resist, may be applied over second surface 114. Use of, for example, a dry film protective layer 134 not only protects conductive lines 120 but, as best shown in FIG. 3, precise location of the apertures and sizing and configuration of the apertures formed in a protective layer 134 facilitates formation of conductive bumps 130 and 132 and enables a finer design rule as to bump size and pitch.
  • The [0041] conductive bumps 130 may be formed on the exposed second portion 124 of the conductive lines 120 by an electrolytic plating process or an electroless plating process. Such conductive bumps 130 may be sized and configured in the predetermined locations of the second portion 124 of the conductive lines 120 to correspond with bond pads of a semiconductor die (not shown). Alternatively, the conductive bumps may be formed in recesses 136 so that the conductive bumps 130 abut with an end 126 of the second portion 124 while also being disposed in the recesses 136 (see FIG. 3A). Such a recess for the conductive bumps to be disposed in may result in a reduction of height in the conductive bumps 130 with respect to the interposer substrate 110 compared to providing the conductive bumps 130 directly on the conductive lines 120. In either case, the conductive bumps 130 are configured to slightly protrude from the first surface 112 of the interposer substrate 110 as a first level interconnect and configured to correspond to and interconnect with a bond pad outline on a semiconductor die.
  • Conductive bumps [0042] 132 are formed in the through holes 116 and are sized and configured to protrude slightly from the second surface 114 of the interposer substrate 110. The conductive bumps 132 may be configured to electrically and mechanically interconnect with the first portions 122 of the conductive lines 120 that extend to and/or over the through holes 116 on the first surface 112 of the interposer substrate 110. The conductive elements 132 are configured in an array as a second level interconnect and configured to correspond to and interconnect with a terminal pad pattern of a circuit board, other higher-level packaging or even another semiconductor substrate. It should also be noted that conductive lines 120, as shown in broken lines in FIG. 3A, may be formed on second surface 114 of interposer substrate 110 and contacted by conductive bumps 132. Recesses 136 may be extended, also as shown in broken lines in FIG. 3A, for contact of conductive bumps 130 formed therein with the conductive lines 120 on second surface 114. Thus it will be apparent that conductive lines may be used on either the first surface 112, the second surface 114, or both as desired or required, in accordance with the present invention.
  • According to the present invention, both the [0043] conductive bumps 130 and the conductive bumps 132 may be formed simultaneously by the above-referenced electrolytic plating or electroless plating processes. As is well known in the art, an electrolytic plating process is a metal deposition process in which an electrolyte, or a solution containing dissolved salts of the metal to be plated, transfers cations from an anode into the electrolyte and onto the exposed first portions 122 and second portions 124 of conductive lines 120 serving as a cathode by means of a direct electrical current applied to the electrolyte from the anode to the cathode, as known in the art. The metal may be caused to deposit and build up to a predetermined size to form the conductive bumps 130 and conductive bumps 132 on the exposed second portions 124 of the conductive lines 120 and the exposed first portions 122 of the conductive lines 120 extending over the through hole 116, respectively, in the interposer substrate 110.
  • Likewise, the [0044] conductive bumps 130 and conductive bumps 132 may be formed simultaneously on the interposer substrate 110 in an electroless plating process. As is well known in the art, an electroless plating process comprises the deposition of metallic particles from a chemical solution, usually at elevated temperatures, without an electrical current flowing as is used in the electrolytic plating process. The electroless plating process is highly controlled in producing a uniform thickness of up to several mils; however, such electroless plating process is more time-consuming than the electrolytic process. For purposes of the present invention, either the electrolytic plating or the electroless plating process may be utilized in forming the conductive bumps 130 and conductive bumps 132.
  • Thus, the electrolytic plating process employs an electrochemical plating process for depositing a conductive material. Likewise, the electroless plating process employs a chemical plating process. The conductive materials utilized in the electrolytic plating and electroless plating processes may include a base layer of tin or nickel followed by a gold layer, or plated layers of tin/silver/copper and alloys thereof. Other conductive materials may be utilized in the plating process in various combinations of plated layers as known in the art such as, for example, copper, nickel, chromium, zinc, brass, cadmium, silver, lead, tin and gold and alloys thereof. [0045]
  • It is noted that [0046] conductive bumps 130 may be formed or coated with a surface finish or coating comprising a compliant, deformable or compressible material to help relax coplanarity requirements for conductive bumps 130 and 132. If such a surface finish is employed, slight compression of a semiconductor die 140 (see FIG. 5) against conductive bumps 130 or compression of interposer substrate 110 against a carrier substrate such as a printed circuit board (not shown) will bring the outer ends or tips of conductive bumps 130, 132 of somewhat different heights into coplanarity at a common level without damage to the conductive bumps 130, 132 or to other elements of semiconductor die 140 or interposer substrate 110. Suitable surface finish materials for providing some relaxation of coplanarity issues include, without limitation, gold, a conductive or conductor-filled polymer, or PbSn solder. Of course, gold may be plated as part of the bump plating process, as may consecutive layers of tin and lead, while a polymer or a solder paste may be applied to the surfaces of conductive bumps 132 after formation thereof.
  • In an alternative embodiment also depicted in FIG. 3A, the electrolytic plating or electroless plating processes may be limited to forming the [0047] conductive bumps 130 in their entireties. In other words, the plating process may not fill the through holes 116 to sufficiently form the conductive bumps 132 in the time taken for entirely forming the conductive bumps 130. In this case, the through holes 116 may be filled with a conductive paste 138, such as a solder paste. Preformed conductive bumps 132 may then be disposed in the conductive paste 138 so that the conductive bumps 132 slightly protrude from the second surface 114 of the interposer substrate 110 as a second level interconnect to correspond to and interconnect with a terminal pad pattern of a circuit board, other carrier substrate, or another semiconductor assembly. The preformed conductive bumps 132 used in this alternative may comprise any conductive material, such as solder balls. Further, a conductive paste may be used to fill through holes 116 without prior plating, if desired.
  • Turning to FIG. 4, a partial cross-sectional view of the [0048] interposer substrate 110 of the present invention and a semiconductor die 140 in a mutually superimposed but not yet assembled position is illustrated. The interposer substrate 110 includes the conductive bumps 130 and conductive bumps 132 formed on and extending from the respective first surface 112 and second surface 114 thereof. The semiconductor die 140 includes an active surface 142 and a back surface 144 with an array of bond pads 146 on the active surface 142 thereof. The semiconductor dice 140 utilized in the present invention are bare, bumpless semiconductor dice and, more specifically, the active surfaces 142 of the semiconductor dice 140 do not include conductive bumps formed on or bonded to the bond pads 146 thereof. As shown, individual semiconductor dice 140 may be assembled with individual interposer substrates 110.
  • In the unassembled position, the [0049] conductive bumps 130 on the interposer substrate 110 are positioned and aligned with the bond pads 146 on the semiconductor die 140 in preparation for a first level interconnect. Such positioning and aligning of the semiconductor die 140 to the conductive bumps 130 of the interposer substrate 110 may be accomplished with mechanically or optically referenced pick and place equipment as well known in the art.
  • FIG. 5 illustrates the semiconductor die [0050] 140 mounted to the interposer substrate 110 so that the bond pads 146 interconnect with the conductive bumps 130 formed on the interposer substrate. Such an interconnection forms a gap between the semiconductor die 140 and interposer substrate 110, wherein a dielectric flowable filler material 150 may be dispensed from dispenser head 152 to fill the gap. Prior to dispensing the dielectric filler material, the conductive bumps and bond pads may be bonded in a suitable process for the material or materials of conductive bumps 130. For example, if a plated bump with a thin gold coating is used for conductive bumps 130, thermosonic bonding may be used to interconnect conductive bumps 130 with bond pads 146. Heat-induced bump reflow may be used if conductive bumps are formed of a tin/lead, silver, or other solder material. Eutectic bonding may also be employed. The dielectric filler material 150 may then be dispensed to fill the gap by any known method in the art such as, for example, capillary action or by positive pressure from dispenser head 152, with optional application of a negative pressure (vacuum) to the gap at a location opposite dispenser head 152.
  • FIGS. 6 and 7 illustrate an alternative method of providing [0051] dielectric filler material 150 between the semiconductor die and the interposer substrate. Specifically, a nonconductive film 154, which is non-flowable, is positioned on the interposer substrate 110 over first surface 112. The nonconductive film 154 may comprise an adhesive resin to facilitate attaching the nonconductive film 154 to the semiconductor die 140 or interposer substrate 110, after which the semiconductor die 140 may be mounted to the interposer substrate 110 in a manner similar to that described above. In the mounting process, the conductive bumps 130 are caused to pierce through the nonconductive film 154 by application of pressure and heat to the semiconductor die 140 and interposer substrate 110 to make contact with the bond pads 146 on the semiconductor die 140. The conductive bumps 130, if formed of solder, may then be heated to a higher temperature to undergo a reflow process for bonding to the bond pads 146 on the semiconductor die 140. The nonconductive film 154 utilized in this alternative method may include a suitable non-flowable filler material as known in the art such as, for example, a UF 511 or UF 527 nonconductive film (NCF), each manufactured by Hitachi Chemical, Semiconductor Material Division, Japan.
  • As another alternative to a flowable filler material or an NCF, an anisotropic conductive film (ACF) wherein conductivity is restricted to the Z-axis perpendicular to the plane of the film may be employed. In such an instance, the [0052] conductive bumps 130 need not pierce the ACF, as the bond pads 146 and conductive bumps 130 will be placed in electrical contact through mutually laterally insulated conductive elements carried by the dielectric portion of the ACF and extending therethrough transverse to the plane of the film. A suitable ACF includes an FC 212K or FC 262B film from Hitachi Chemical, Semiconductor Material Division, Japan.
  • As another approach, an NCF may be provided over the [0053] active surface 142 of the semiconductor die 140 and other unsingulated dice at the wafer level. The wafer having the NCF disposed thereon may then be singulated into individual semiconductor dice, which then may be mounted face down on the interposer substrate 110 so that the conductive bumps 130 pierce the nonconductive film 154 and mechanically and electrically contact the bond pads 146 on the singlulated semiconductor dice 140, in a manner similar to that previously described. In a similar manner, an ACF may be applied at the wafer level.
  • Turning to FIG. 8, a top plan view of a multiple die [0054] site interposer substrate 1110 with multiple semiconductor dice 140 attached thereto is illustrated. The interposer substrate 1110 includes multiple die attach sites 160 in a matrix of columns and rows. Each die attach site 160 is configured to receive a semiconductor die 140 and includes the conductive bumps 130, conductive lines 120 and through holes 116 as previously set forth herein. Broken lines 162 are depicted to indicate where the interposer substrate 1110 may be separated into individual semiconductor assembly packages including individual interposer substrates 110 in a singulation process. The singulation process may be accomplished by sawing, by laser or electrodischarge machining or by any known separation or singulation process. Of course, as noted above, assembly of individual interposer substrates 110 with individual semiconductor dice 140 is also contemplated as within the scope of the present invention.
  • FIG. 9 illustrates an individual [0055] semiconductor assembly package 170 with an encapsulation material 172 formed thereon. Either prior to or subsequent to the singulation process, if a plurality of semiconductor dice 140 is connected to a multiple die site interposer substrate 1110, a dielectric encapsulation material 172 may be provided over each of the semiconductor dice 140 and its associated interposer substrate 110. The encapsulation material may be provided by any known process, such as transfer molding, injection molding or pot molding. The encapsulation material 172 provides environmental protection to the semiconductor die 140. A dielectric filler material 150 or an NCF 154 may also be employed, as desired, prior to encapsulation. It is specifically noted that adequate clearance may be provided between die sites on an interposer substrate 1110 so that a blanket deposition of molding compound on the first side 112 of interposer substrate 1110 may be employed to encapsulate the back sides and sides of all semiconductor dice attached thereto, followed by singulation of individual assemblies of semiconductor dice 140 with associated interposer substrates along broken lines 162, as by sawing.
  • Thus, according to the present invention, [0056] interposer substrate 110 provides conductive bumps 130 formed on the first surface 112 thereof to provide a first level interconnect to bond pads 146 of a semiconductor die 140. Additionally, interposer substrate 110 provides conductive bumps 132 on the second surface 114 thereof to provide a second level interconnect to a carrier substrate or another semiconductor assembly. With this arrangement, the conventional step of wafer bumping is eliminated by providing the conductive bumps 130 on the interposer substrate 110. Therefore, it can be well appreciated by a person of ordinary skill in the art that if the conductive bumps 130 on an interposer substrate 110 are faulty, the cost of replacing the interposer substrate 110 is substantially less than the replacement of semiconductor dice having faulty bumps. In other words, semiconductor dice are more costly to replace than the interposer substrate 110. Furthermore, simultaneously forming the conductive bumps 132 and conductive bumps 130 on the interposer substrate is cost effective and simplifies the assembly and fabrication process. Further, the present invention may be used to eliminate the use of solder balls, thereby providing a lead-free assembly.
  • FIG. 10 illustrates a [0057] multilevel interposer substrate 210, according to a second embodiment of the present invention. In the second embodiment, the interposer substrate 210 includes a first surface 212 and a second surface 214 with recesses 216 formed in the second surface 114 thereof. Similar to the first embodiment, conductive lines 220 may be formed over the first surface 212. In addition, the interposer substrate 210 includes additional conductive line connections 228 at multiple levels within the interposer substrate 210, which interconnect to the conductive lines 220 on the first surface 212. Conductive bumps 230 may be formed on the conductive lines 220 on the first surface 212 by a plating process as set forth with respect to the first embodiment. Conductive bumps 232 may also be formed in the recesses 216 on the second surface 214 through the plating process, simultaneously with conductive bumps 230. In the alternative, after forming the conductive bumps 230, a conductive paste and conductive ball, such as a solder ball, may be disposed in the recesses 216 on the second surface 214 of the interposer substrate 210. A portion of recesses 216 may, of course, be plated during formation of conductive bumps 230.
  • FIG. 11 illustrates the [0058] interposer substrate 210 of the second embodiment with multiple semiconductor dice 240 mounted thereon by conductive bumps 230 on bond pads 246 to form a multi-die package 270. The semiconductor dice 240 may be underfilled with a dielectric filler material 250 or an NCF 254 and encapsulated with an encapsulation material 272 for environmental protection of the semiconductor dice 240, as previously set forth with respect to the first embodiment.
  • In the second embodiment, it can be well appreciated by one of ordinary skill in the art that the multiple levels of [0059] conductive lines 220 in the interposer substrate 210 may facilitate the assembly of multiple semiconductor dice 240 in a single package to form, for example, a multi-chip memory module or a multi-chip module including different types of semiconductor dice. Further, in a manner similar to the first embodiment, interposer substrate 210 includes the conductive bumps 230 and the conductive elements 232 on the respective first 212 and second 214 surfaces to provide a respective first level interconnect and second level interconnect. It is also contemplated that fabrication of a multi-chip module using a single level interposer substrate 110 lies within the scope of the present invention and that the use of conductive lines on both first and second surfaces 112,114 of an interposer substrate 110 may be particularly suitable for fabrication of such a multi-chip module.
  • As illustrated in block diagram form in drawing FIG. 12, [0060] semiconductor assembly package 170 or 270 of the first and second embodiments or equivalents thereof may be respectively mounted to a circuit board 310 in an electronic system 300, such as a computer system. In the electronic system 300, the circuit board 310 may be connected to a processor device 320 which communicates with an input device 330 and an output device 340. The input device 330 may comprise a keyboard, mouse, joystick or any other type of electronic input device. The output device 340 may comprise a monitor, printer or storage device, such as a disk drive, or any other type of output device. The processor device 320 may be, but is not limited to, a microprocessor or a circuit card including hardware for processing instructions for the electronic system 300. Additional structure for the electronic system 300 is readily apparent to those of ordinary skill in the art.
  • Thus, it will be readily apparent to those of ordinary skill in the art that the present invention provides a simple, robust and economical interposer substrate and resulting packaged semiconductor die or dice. The bumping of an interposer substrate enables discarding of defective interposer substrates before attachment of a semiconductor die thereto and thus eliminates scrapping of assemblies due to defective interconnects. Further, the capability of forming bumps on both sides of an interposer substrate by simultaneous plating thereof speeds the interposer fabrication process and results in exact bump placement and precise bump dimensioning. The elimination of wafer bumping with solder balls by use of the present invention also speeds up the die fabrication process and eliminates defective bumping concerns with respect to the wafer. Furthermore, the present invention enables reduction in package thickness in comparison to solder-bumped assemblies and a further reduction in thickness through the use of bumps disposed in through holes or vias. Even if solder balls are employed for the second level interconnect, placement thereof is facilitated by the presence of the through holes or vias in which the solder balls may be disposed, as is a reduction in package thickness by recessing of a portion of the solder balls. [0061]
  • While the present invention has been disclosed in terms of certain currently preferred embodiments and alternatives thereof, those of ordinary skill in the art will recognize and appreciate that the invention is not so limited. Additions, deletions and modifications to the disclosed embodiments may be effected without departing from the scope of the invention as claimed herein. Similarly, features from one embodiment may be combined with those of another while remaining within the scope of the invention. [0062]

Claims (85)

What is claimed is:
1. A semiconductor device assembly, comprising:
at least one semiconductor die having an active surface and a back surface, the active surface having bond pads thereon; and
an interposer substrate having a first surface having conductive bumps protruding therefrom and a second surface, the conductive bumps protruding from the first surface bonded to the bond pads on the at least one semiconductor die.
2. The semiconductor device assembly of claim 1, further comprising a dielectric filler material disposed between the at least one semiconductor die and the interposer substrate.
3. The semiconductor device assembly of claim 2, wherein the dielectric filler material comprises one of a flowable material and a non-flowable material.
4. The semiconductor device assembly of claim 1, further comprising an encapsulation material formed over the back surface of the at least one semiconductor die.
5. The semiconductor device assembly of claim 1, wherein the interposer substrate comprises a plurality of through holes extending between the first surface and the second surface with conductive bumps positioned in through holes of the plurality and protruding from the second surface of the interposer substrate.
6. The semiconductor device assembly of claim 5, further comprising at least one conductive line on the first surface of the interposer substrate, the at least one conductive line extending between at least one of the plurality of through holes and operably coupled with a conductive bump positioned therein and at least one of the conductive bumps protruding from the first surface.
7. The semiconductor device assembly of claim 5, wherein the conductive bumps positioned in the through holes are preformed prior to positioning.
8. The semiconductor device assembly of claim 5, wherein the conductive bumps protruding from the second surface are arranged to correspond to a pattern of terminal pads on another substrate.
9. The semiconductor device assembly of claim 1, wherein the interposer substrate comprises a flexible material.
10. The semiconductor device assembly of claim 1, wherein the interposer substrate comprises a polymeric material.
11. The semiconductor device assembly of claim 5, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise plated masses of metal.
12. The semiconductor device assembly of claim 5, wherein the conductive bumps protruding from the first surface and the conductive, bumps protruding from the second surface comprise at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold.
13. The semiconductor device assembly of claim 5, wherein at least one of the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprises multiple layers of at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin lead and gold.
14. The semiconductor device assembly of claim 5, wherein the conductive bumps protruding from the second surface comprise preformed conductive bumps disposed on a conductive paste within the through holes.
15. The semiconductor device assembly of claim 1, wherein the interposer substrate comprises multiple layers of conductive interconnect lines therein.
16. The semiconductor device assembly of claim 1, wherein the at least one semiconductor die comprises a plurality of semiconductor dice.
17. The semiconductor device assembly of claim 1, wherein the conductive bumps protruding from the first surface are bonded to the bond pads of the at least one semiconductor die through an anisotropically conductive film.
18. The semiconductor device assembly of claim 1, wherein the interposer substrate comprises a plurality of through holes extending between the first surface and the second surface and at least some conductive bumps protruding from the first surface are positioned in through holes of the plurality.
19. The semiconductor device assembly of claim 18, further comprising at least one conductive line on the second surface of the interposer substrate, the at least one conductive line extending between at least one of the plurality of through holes and operably coupled with a conductive bump positioned therein and at least one conductive bump protruding from the second surface.
20. The semiconductor device assembly of claim 18, wherein the conductive bumps positioned in the through holes are preformed prior to positioning.
21. The semiconductor device assembly of claim 18, wherein the conductive bumps protruding from the first surface comprise preformed conductive bumps disposed on a conductive paste within the through holes.
22. The semiconductor device assembly of claim 1, further comprising conductive bumps protruding from the second surface and operably coupled to conductive bumps protruding from the first surface.
23. The semiconductor device assembly of claim 22, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface are operably coupled in part with through holes extending at least partially through the interposer substrate.
24. The semiconductor device assembly of claim 23, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface are operably coupled in part with conductive lines extending over at least one of the first and second surfaces.
25. The semiconductor device assembly of claim 22, wherein the conductive bumps protruding from the first and second surfaces are formed, at least in part, of a common conductive material.
26. The semiconductor device assembly of claim 22, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise plated masses of metal.
27. The semiconductor device assembly of claim 22, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold.
28. The semiconductor device assembly of claim 22, wherein at least one of the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprises multiple layers of at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin lead and gold.
29. An interposer substrate configured to bond with both a first level interconnect and a second level interconnect, the interposer substrate comprising:
a substantially planar body having a first surface and a second surface, the first surface having conductive bumps protruding therefrom arranged in a pattern corresponding to a bond pad pattern of at least one semiconductor die and the second surface having conductive bumps protruding therefrom arranged in a pattern corresponding to a terminal pad pattern of a carrier substrate and operably coupled with the conductive bumps protruding from the first surface.
30. The interposer substrate of claim 29, further comprising a non-flowable dielectric filler material disposed over the first surface of the interposer substrate.
31. The interposer substrate of claim 29, further comprising a plurality of through holes extending between the first surface and the second surface and comprising portions of conductive paths extending between conductive bumps respectively protruding from the first and second surfaces.
32. The interposer substrate of claim 31, further comprising at least one conductive line on at least one of the first surface and the second surface and extending between at least one of the through holes and at least one of the conductive bumps.
33. The interposer substrate of claim 29, wherein the substantially planar body comprises a flexible material.
34. The interposer substrate of claim 29, wherein the substantially planar body comprises a polymeric material.
35. The interposer substrate of claim 29, wherein the substantially planar body comprises multiple internal layers of conductive lines connecting at least some of the conductive bumps protruding from the first surface with conductive bumps protruding from the second surface.
36. The interposer substrate of claim 29, wherein at least some of the conductive bumps comprise a plated metal material.
37. The interposer substrate of claim 29, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise a common conductive material.
38. The interposer substrate of claim 29, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise at least one of a copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold.
39. The interposer substrate of claim 29, wherein at least one of the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprises multiple layers of at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold.
40. The interposer substrate of claim 29, wherein conductive bumps protruding from at least one of the first and second surfaces are partially received in through holes extending through the substantially planar body.
41. The interposer substrate of claim 40, wherein at least some of the conductive bumps partially received within the through holes comprise preformed bumps.
42. The interposer substrate of claim 41, wherein the preformed bumps comprise solder balls in contact with a conductive paste disposed within the through holes.
43. A method of forming an interposer substrate having a first level interconnect and a second level interconnect, the method comprising:
providing a substantially planar interposer substrate body having a first surface and a second surface; and
simultaneously plating conductive bumps associated with the first surface in a pattern for the first level interconnect and plating conductive bumps associated with the second surface in a pattern for the second level interconnect.
44. The method of claim 43, wherein providing comprises forming through holes in the interposer substrate body extending between the first surface and the second surface and plating conductive bumps associated with at least one of the first and second surfaces therein.
45. The method of claim 44, wherein providing comprises forming conductive lines over at least one of the first surface and the second surface of the interposer substrate body and extending between at least one of the through holes and at least one of the conductive bumps.
46. The method of claim 43, wherein simultaneously plating comprises at least one of an electrolytic plating process and an electroless plating process.
47. The method of claim 46, wherein the simultaneously plating comprises plating the conductive bumps from conductive materials comprising at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin and gold.
48. The method of claim 46, wherein the simultaneously plating comprises forming at least some of the conductive bumps from multiple layers of conductive materials comprising at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold.
49. The method of claim 43, wherein the simultaneously plating comprises configuring the conductive bumps to respectively protrude from the first surface and the second surface of the interposer substrate body.
50. The method of claim 44, further comprising disposing a preformed conductive element on at least some of the conductive bumps plated within a through hole to protrude from at least one of the first and second surfaces of the interposer substrate body.
51. A method of assembling a semiconductor device assembly, the method comprising:
providing at least one semiconductor die having an active surface and a back surface, the active surface having bond pads thereon;
providing an interposer substrate having a first surface and a second surface with conductive bumps protruding from the first surface of the interposer substrate and conductive bumps protruding from the second surface of the interposer substrate; and
electrically connecting the bond pads of the at least one semiconductor die to the conductive bumps protruding from the first surface of the interposer substrate.
52. The method of claim 51, further comprising disposing a dielectric filler material between the at least one semiconductor die and the interposer substrate.
53. The method of claim 52, wherein the disposing comprises dispensing the dielectric filler material in flowable form to fill a gap between the at least one semiconductor die and the interposer substrate.
54. The method of claim 52, wherein the disposing comprises disposing a non-flowable dielectric filler material between the at least one semiconductor die and the interposer substrate.
55. The method of claim 54, further comprising selecting the non-flowable dielectric filler material from the group consisting of a nonconductive film and an anisotropically conductive film.
56. The method of claim 51, wherein the providing the at least one semiconductor die comprises providing a plurality of semiconductor dice.
57. The method of claim 51, further comprising encapsulating the back surface of the at least one semiconductor die with an encapsulation material.
58. An electronic system comprising:
a processor device coupled to an input device and an output device; and
a semiconductor device assembly coupled to at least one of the processor device, the input device and the output device, the semiconductor device assembly comprising:
at least one semiconductor die having an active surface and a back surface, the active surface having bond pads thereon; and
an interposer substrate having a first surface having conductive bumps protruding therefrom and a second surface, the bumps protruding from the first surface bonded to the bond pads on the active surface of the at least one semiconductor die.
59. The system of claim 58, further comprising a dielectric filler material disposed between the at least one semiconductor die and the interposer substrate.
60. The system of claim 59, wherein the dielectric filler material comprises one of a flowable material and a non-flowable material.
61. The system of claim 58, further comprising an encapsulation material formed over the back surface of the at least one semiconductor die.
62. The system of claim 58, wherein the interposer substrate comprises a plurality of through holes extending between the first surface and the second surface with conductive bumps positioned in through holes of the plurality and protruding from the second surface of the interposer substrate.
63. The system of claim 62, further comprising at least one conductive line on the first surface of the interposer substrate, the at least one conductive line extending between at least one of the plurality of through holes and operably coupled with a conductive bump positioned therein and at least one of the conductive bumps protruding from the first surface.
64. The system of claim 62, wherein the conductive bumps positioned in the through holes are preformed prior to positioning.
65. The system of claim 62, wherein the conductive bumps protruding from the second surface are arranged to correspond to a pattern of terminal pads on another substrate.
66. The system of claim 58, wherein the interposer substrate comprises a flexible material.
67. The system of claim 58, wherein the interposer substrate comprises a polymeric material.
68. The system of claim 62, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise plated masses of metal.
69. The system of claim 62, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold.
70. The system of claim 62, wherein at least one of the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprises multiple layers of at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin lead and gold.
71. The system of claim 62, wherein the conductive bumps protruding from the second surface comprise preformed conductive bumps disposed on a conductive paste within the through holes.
72. The system of claim 62, wherein the interposer substrate comprises multiple layers of conductive interconnect lines therein.
73. The system of claim 58, wherein the at least one semiconductor die comprises a plurality of semiconductor dice.
74. The system of claim 58, wherein the conductive bumps protruding from the first surface are bonded to the bond pads of the at least one semiconductor die through an anisotropically conductive film.
75. The system of claim 58, wherein the interposer substrate comprises a plurality of through holes extending between the first surface and the second surface and at least some conductive bumps protruding from the first surface are positioned in through holes of the plurality.
76. The system of claim 75, further comprising at least one conductive line on the second surface of the interposer substrate, the at least one conductive line extending between at least one of the plurality of through holes and operably coupled with a conductive bump positioned therein and at least one conductive bump protruding from the second surface.
77. The system of claim 75, wherein the conductive bumps positioned in the through holes are preformed prior to positioning.
78. The system of claim 75, wherein the conductive bumps protruding from the first surface comprise preformed conductive bumps disposed on a conductive paste within the through holes.
79. The system of claim 58, further comprising conductive bumps protruding from the second surface and operably coupled to conductive bumps protruding from the first surface.
80. The system of claim 79, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface are operably coupled in part with through holes extending at least partially through the interposer substrate.
81. The system of claim 80, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface are operably coupled in part with conductive lines extending over at least one of the first and second surfaces.
82. The system of claim 79, wherein the conductive bumps protruding from the first and second surfaces are formed, at least in part, of a common conductive material.
83. The system of claim 79, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise plated masses of metal.
84. The system of claim 79, wherein the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprise at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin, lead and gold.
85. The system of claim 79, wherein at least one of the conductive bumps protruding from the first surface and the conductive bumps protruding from the second surface comprises multiple layers of at least one of copper, nickel, chromium, zinc, brass, cadmium, silver, tin lead and gold.
US10/225,085 2002-08-20 2002-08-20 Double bumping of flexible substrate for first and second level interconnects Abandoned US20040036170A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US10/225,085 US20040036170A1 (en) 2002-08-20 2002-08-20 Double bumping of flexible substrate for first and second level interconnects
SG200702172-8A SG154335A1 (en) 2002-08-20 2002-08-22 Double bumping of flexible substrate for first and second level interconnects
US10/829,778 US7320933B2 (en) 2002-08-20 2004-04-22 Double bumping of flexible substrate for first and second level interconnects

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/225,085 US20040036170A1 (en) 2002-08-20 2002-08-20 Double bumping of flexible substrate for first and second level interconnects

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/829,778 Division US7320933B2 (en) 2002-08-20 2004-04-22 Double bumping of flexible substrate for first and second level interconnects

Publications (1)

Publication Number Publication Date
US20040036170A1 true US20040036170A1 (en) 2004-02-26

Family

ID=31886950

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/225,085 Abandoned US20040036170A1 (en) 2002-08-20 2002-08-20 Double bumping of flexible substrate for first and second level interconnects
US10/829,778 Expired - Lifetime US7320933B2 (en) 2002-08-20 2004-04-22 Double bumping of flexible substrate for first and second level interconnects

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/829,778 Expired - Lifetime US7320933B2 (en) 2002-08-20 2004-04-22 Double bumping of flexible substrate for first and second level interconnects

Country Status (2)

Country Link
US (2) US20040036170A1 (en)
SG (1) SG154335A1 (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040164426A1 (en) * 2003-02-26 2004-08-26 Tsung-Ming Pai Flip-chip package and fabricating process thereof
US20040224437A1 (en) * 2001-08-21 2004-11-11 Micron Technology, Inc. Microelectronic devices including underfill apertures
US20050121804A1 (en) * 2003-12-08 2005-06-09 Nick Kuo Chip structure with bumps and testing pads
US20050211749A1 (en) * 2004-03-25 2005-09-29 Chuan Hu Bumpless die and heat spreader lid module bonded to bumped die carrier
US20060060959A1 (en) * 2004-09-21 2006-03-23 Yoshinari Hayashi Semiconductor device
US20070164279A1 (en) * 2005-12-05 2007-07-19 Megica Corporation Semiconductor chip
US20080122113A1 (en) * 2006-08-17 2008-05-29 Corisis David J Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device and methods for forming the same
US20100247034A1 (en) * 2004-11-22 2010-09-30 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Passive Alignment Using Elastic Averaging In Optoelectronics Applications
US8062968B1 (en) * 2003-10-31 2011-11-22 Xilinx, Inc. Interposer for redistributing signals
US20140363120A1 (en) * 2013-06-10 2014-12-11 Freescale Semiconductor, Inc. Optical Backplane Mirror
US9091820B2 (en) 2013-06-10 2015-07-28 Freescale Semiconductor, Inc. Communication system die stack
US9094135B2 (en) 2013-06-10 2015-07-28 Freescale Semiconductor, Inc. Die stack with optical TSVs
US9261556B2 (en) 2013-06-10 2016-02-16 Freescale Semiconductor, Inc. Optical wafer and die probe testing
US20160124164A1 (en) * 2014-10-29 2016-05-05 Acacia Communications, Inc. Optoelectronic ball grid array package with fiber
US9435952B2 (en) 2013-06-10 2016-09-06 Freescale Semiconductor, Inc. Integration of a MEMS beam with optical waveguide and deflection in two dimensions
US9442254B2 (en) 2013-06-10 2016-09-13 Freescale Semiconductor, Inc. Method and apparatus for beam control with optical MEMS beam waveguide
EP3108502A1 (en) * 2014-02-18 2016-12-28 Qualcomm Incorporated Low-profile package with passive device
US9766409B2 (en) 2013-06-10 2017-09-19 Nxp Usa, Inc. Optical redundancy
US9874688B2 (en) 2012-04-26 2018-01-23 Acacia Communications, Inc. Co-packaging photonic integrated circuits and application specific integrated circuits
US10230458B2 (en) 2013-06-10 2019-03-12 Nxp Usa, Inc. Optical die test interface with separate voltages for adjacent electrodes
US10833050B1 (en) * 2019-05-22 2020-11-10 Lenovo (Singapore) Pte. Ltd. Interposer, electronic substrate, and method for producing electronic substrate

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7091124B2 (en) 2003-11-13 2006-08-15 Micron Technology, Inc. Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US8084866B2 (en) 2003-12-10 2011-12-27 Micron Technology, Inc. Microelectronic devices and methods for filling vias in microelectronic devices
US20050247894A1 (en) 2004-05-05 2005-11-10 Watkins Charles M Systems and methods for forming apertures in microfeature workpieces
US7232754B2 (en) 2004-06-29 2007-06-19 Micron Technology, Inc. Microelectronic devices and methods for forming interconnects in microelectronic devices
US7083425B2 (en) * 2004-08-27 2006-08-01 Micron Technology, Inc. Slanted vias for electrical circuits on circuit boards and other substrates
US7300857B2 (en) 2004-09-02 2007-11-27 Micron Technology, Inc. Through-wafer interconnects for photoimager and memory wafers
US7271482B2 (en) 2004-12-30 2007-09-18 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
KR100601493B1 (en) * 2004-12-30 2006-07-18 삼성전기주식회사 BGA package having a bonding pad become half etching and cut plating gold lines and manufacturing method thereof
US7292055B2 (en) * 2005-04-21 2007-11-06 Endicott Interconnect Technologies, Inc. Interposer for use with test apparatus
US7795134B2 (en) 2005-06-28 2010-09-14 Micron Technology, Inc. Conductive interconnect structures and formation methods using supercritical fluids
US7863187B2 (en) 2005-09-01 2011-01-04 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7262134B2 (en) 2005-09-01 2007-08-28 Micron Technology, Inc. Microfeature workpieces and methods for forming interconnects in microfeature workpieces
US7622377B2 (en) * 2005-09-01 2009-11-24 Micron Technology, Inc. Microfeature workpiece substrates having through-substrate vias, and associated methods of formation
US7749899B2 (en) 2006-06-01 2010-07-06 Micron Technology, Inc. Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces
US7629249B2 (en) 2006-08-28 2009-12-08 Micron Technology, Inc. Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods
US7902643B2 (en) 2006-08-31 2011-03-08 Micron Technology, Inc. Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods
US8723332B2 (en) 2007-06-11 2014-05-13 Invensas Corporation Electrically interconnected stacked die assemblies
TW200917391A (en) * 2007-06-20 2009-04-16 Vertical Circuits Inc Three-dimensional circuitry formed on integrated circuit device using two-dimensional fabrication
SG149710A1 (en) * 2007-07-12 2009-02-27 Micron Technology Inc Interconnects for packaged semiconductor devices and methods for manufacturing such devices
SG150410A1 (en) 2007-08-31 2009-03-30 Micron Technology Inc Partitioned through-layer via and associated systems and methods
US8704379B2 (en) 2007-09-10 2014-04-22 Invensas Corporation Semiconductor die mount by conformal die coating
US7884015B2 (en) 2007-12-06 2011-02-08 Micron Technology, Inc. Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods
US8084854B2 (en) * 2007-12-28 2011-12-27 Micron Technology, Inc. Pass-through 3D interconnect for microelectronic dies and associated systems and methods
JP5763924B2 (en) * 2008-03-12 2015-08-12 インヴェンサス・コーポレーション Support attached by electrically interconnecting the die assembly
US8253230B2 (en) 2008-05-15 2012-08-28 Micron Technology, Inc. Disabling electrical connections using pass-through 3D interconnects and associated systems and methods
US9153517B2 (en) 2008-05-20 2015-10-06 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
US7863159B2 (en) * 2008-06-19 2011-01-04 Vertical Circuits, Inc. Semiconductor die separation method
US8119452B2 (en) * 2009-01-14 2012-02-21 Infineon Technologies Ag Method of fabricating a semiconductor device
JP2010238693A (en) * 2009-03-30 2010-10-21 Toppan Printing Co Ltd Method of manufacturing substrate for semiconductor element and semiconductor device
TWI570879B (en) * 2009-06-26 2017-02-11 英維瑟斯公司 Semiconductor assembly and die stack assembly
KR101089647B1 (en) * 2009-10-26 2011-12-06 삼성전기주식회사 Board on chip package substrate and manufacturing method thereof
US9147583B2 (en) 2009-10-27 2015-09-29 Invensas Corporation Selective die electrical insulation by additive process
TWI544604B (en) 2009-11-04 2016-08-01 英維瑟斯公司 Stacked die assembly having reduced stress electrical interconnects
US8067266B2 (en) * 2009-12-23 2011-11-29 Intel Corporation Methods for the fabrication of microelectronic device substrates by attaching two cores together during fabrication
CN103517558B (en) * 2012-06-20 2017-03-22 碁鼎科技秦皇岛有限公司 Manufacture method for package substrate
CN103579128B (en) * 2012-07-26 2016-12-21 碁鼎科技秦皇岛有限公司 Chip package base plate, chip-packaging structure and preparation method thereof
KR101676916B1 (en) * 2014-08-20 2016-11-16 앰코 테크놀로지 코리아 주식회사 Manufacturing method of semiconductor device amd semiconductor device thereof
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US10566310B2 (en) 2016-04-11 2020-02-18 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
CN117393441A (en) * 2016-04-29 2024-01-12 库利克和索夫工业公司 Connecting an electronic component to a substrate
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board

Citations (84)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3239496A (en) * 1962-09-24 1966-03-08 Nalco Chemical Co Method for producing polymeric salts of aminoalkylacrylates
US4074342A (en) * 1974-12-20 1978-02-14 International Business Machines Corporation Electrical package for lsi devices and assembly process therefor
US4818728A (en) * 1986-12-03 1989-04-04 Sharp Kabushiki Kaisha Method of making a hybrid semiconductor device
US4954875A (en) * 1986-07-17 1990-09-04 Laser Dynamics, Inc. Semiconductor wafer array with electrically conductive compliant material
US5148265A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5346861A (en) * 1990-09-24 1994-09-13 Tessera, Inc. Semiconductor chip assemblies and methods of making same
US5388327A (en) * 1993-09-15 1995-02-14 Lsi Logic Corporation Fabrication of a dissolvable film carrier containing conductive bump contacts for placement on a semiconductor device package
US5404044A (en) * 1992-09-29 1995-04-04 International Business Machines Corporation Parallel process interposer (PPI)
US5434432A (en) * 1992-09-25 1995-07-18 Texas Instruments Incorporated Antifuse device for controlling current in a circuit using an antifuse
US5468681A (en) * 1989-08-28 1995-11-21 Lsi Logic Corporation Process for interconnecting conductive substrates using an interposer having conductive plastic filled vias
US5468995A (en) * 1994-07-05 1995-11-21 Motorola, Inc. Semiconductor device having compliant columnar electrical connections
US5489804A (en) * 1989-08-28 1996-02-06 Lsi Logic Corporation Flexible preformed planar structures for interposing between a chip and a substrate
US5608265A (en) * 1993-03-17 1997-03-04 Hitachi, Ltd. Encapsulated semiconductor device package having holes for electrically conductive material
US5679977A (en) * 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5683942A (en) * 1994-05-25 1997-11-04 Nec Corporation Method for manufacturing bump leaded film carrier type semiconductor device
US5723347A (en) * 1993-09-30 1998-03-03 International Business Machines Corp. Semi-conductor chip test probe and process for manufacturing the probe
US5742100A (en) * 1995-03-27 1998-04-21 Motorola, Inc. Structure having flip-chip connected substrates
US5768109A (en) * 1991-06-26 1998-06-16 Hughes Electronics Multi-layer circuit board and semiconductor flip chip connection
US5777391A (en) * 1994-12-20 1998-07-07 Hitachi, Ltd. Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
US5798567A (en) * 1997-08-21 1998-08-25 Hewlett-Packard Company Ball grid array integrated circuit package which employs a flip chip integrated circuit and decoupling capacitors
US5812378A (en) * 1994-06-07 1998-09-22 Tessera, Inc. Microelectronic connector for engaging bump leads
US5834848A (en) * 1996-12-03 1998-11-10 Kabushiki Kaisha Toshiba Electronic device and semiconductor package
US5844315A (en) * 1996-03-26 1998-12-01 Motorola Corporation Low-profile microelectronic package
US5877559A (en) * 1995-06-12 1999-03-02 Nitto Denko Corporation Film carrier for fine-pitched and high density mounting and semiconductor device using same
US5892271A (en) * 1995-04-18 1999-04-06 Nec Corporation Semiconductor device
US5986460A (en) * 1995-07-04 1999-11-16 Ricoh Company, Ltd. BGA package semiconductor device and inspection method therefor
US6022761A (en) * 1996-05-28 2000-02-08 Motorola, Inc. Method for coupling substrates and structure
US6034427A (en) * 1998-01-28 2000-03-07 Prolinx Labs Corporation Ball grid array structure and method for packaging an integrated circuit chip
US6037665A (en) * 1997-03-03 2000-03-14 Nec Corporation Mounting assembly of integrated circuit device and method for production thereof
US6048755A (en) * 1998-11-12 2000-04-11 Micron Technology, Inc. Method for fabricating BGA package using substrate with patterned solder mask open in die attach area
US6133637A (en) * 1997-01-24 2000-10-17 Rohm Co., Ltd. Semiconductor device having a plurality of semiconductor chips
US6133072A (en) * 1996-12-13 2000-10-17 Tessera, Inc. Microelectronic connector with planar elastomer sockets
US6177723B1 (en) * 1997-04-10 2001-01-23 Texas Instruments Incorporated Integrated circuit package and flat plate molding process for integrated circuit package
US6180881B1 (en) * 1998-05-05 2001-01-30 Harlan Ruben Isaak Chip stack and method of making same
US6208525B1 (en) * 1997-03-27 2001-03-27 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US6217343B1 (en) * 1998-12-10 2001-04-17 Shoshotech Co., Ltd. Multipoint conductive sheet
US6222265B1 (en) * 1997-03-10 2001-04-24 Micron Technology, Inc. Method of constructing stacked packages
US6232666B1 (en) * 1998-12-04 2001-05-15 Mciron Technology, Inc. Interconnect for packaging semiconductor dice and fabricating BGA packages
US6242932B1 (en) * 1999-02-19 2001-06-05 Micron Technology, Inc. Interposer for semiconductor components having contact balls
US6265775B1 (en) * 1997-01-24 2001-07-24 Micron Technology, Inc. Flip chip technique for chip assembly
US6271469B1 (en) * 1999-11-12 2001-08-07 Intel Corporation Direct build-up layer on an encapsulated die package
US6281046B1 (en) * 2000-04-25 2001-08-28 Atmel Corporation Method of forming an integrated circuit package at a wafer level
US6285081B1 (en) * 1999-07-13 2001-09-04 Micron Technology, Inc. Deflectable interconnect
US6291265B1 (en) * 1998-07-28 2001-09-18 Micron Technology, Inc. Method of manufacturing an interposer
US6291884B1 (en) * 1999-11-09 2001-09-18 Amkor Technology, Inc. Chip-size semiconductor packages
US6295730B1 (en) * 1999-09-02 2001-10-02 Micron Technology, Inc. Method and apparatus for forming metal contacts on a substrate
US20010048157A1 (en) * 2000-03-16 2001-12-06 Masood Murtuza Direct attach chip scale package
US6338985B1 (en) * 2000-02-04 2002-01-15 Amkor Technology, Inc. Making chip size semiconductor packages
US20020027080A1 (en) * 2000-03-17 2002-03-07 Junichiro Yoshioka Plating apparatus and method
US20020045611A1 (en) * 1993-08-25 2002-04-18 Abrams Michael J. Pharmaceutical compositions comprising metal complexes
US6376769B1 (en) * 1999-05-18 2002-04-23 Amerasia International Technology, Inc. High-density electronic package, and method for making same
US6404648B1 (en) * 2001-03-30 2002-06-11 Hewlett-Packard Co. Assembly and method for constructing a multi-die integrated circuit
US6407450B1 (en) * 1999-07-15 2002-06-18 Altera Corporation Semiconductor package with universal substrate for electrically interfacing with different sized chips that have different logic functions
US20020079594A1 (en) * 2000-12-26 2002-06-27 Seiko Epson Corporation Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument
US20020127769A1 (en) * 2000-10-18 2002-09-12 Qing Ma Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby
US6449840B1 (en) * 1998-09-29 2002-09-17 Delphi Technologies, Inc. Column grid array for flip-chip devices
US6452807B1 (en) * 1999-01-20 2002-09-17 Micron Technology, Inc. Test interposer for use with ball grid array packages, assemblies and ball grid array packages including same, and methods
US20020142513A1 (en) * 2001-03-30 2002-10-03 Fee Setho Sing Ball grid array interposer, packages and methods
US6468831B2 (en) * 1998-02-26 2002-10-22 Texas Instruments Incorporated Method of fabricating thin integrated circuit units
US6482676B2 (en) * 1997-01-09 2002-11-19 Fujitsu Limited Method of mounting semiconductor chip part on substrate
US6489676B2 (en) * 2000-12-04 2002-12-03 Fujitsu Limited Semiconductor device having an interconnecting post formed on an interposer within a sealing resin
US20020185661A1 (en) * 2001-05-22 2002-12-12 Hitachi Cable,Ltd. Semiconductor device and process for producing the same
US20030012930A1 (en) * 2001-07-13 2003-01-16 Brousseau Louis C. Single-electron transistors and fabrication methods in which a projecting feature defines spacing between electrodes
US6515324B2 (en) * 2000-09-08 2003-02-04 Nec Corporation Capacitor, capacitor mounting structure, method for manufacturing same, semiconductor device, and method for manufacturing same
US20030042595A1 (en) * 2001-08-29 2003-03-06 Canella Robert L. Substrate with contact array and substrate assemblies
US6534853B2 (en) * 2001-06-05 2003-03-18 Chipmos Technologies Inc. Semiconductor wafer designed to avoid probed marks while testing
US6552910B1 (en) * 2000-06-28 2003-04-22 Micron Technology, Inc. Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture
US6563223B2 (en) * 2000-08-22 2003-05-13 Micron Technology, Inc. Interconnection component for facilitating testing of packaged integrated circuits
US6583058B1 (en) * 1998-06-05 2003-06-24 Texas Instruments Incorporated Solid hermetic via and bump fabrication
US6586830B2 (en) * 2000-05-19 2003-07-01 Sony Corporation Semiconductor device with an interposer
US20030134450A1 (en) * 2002-01-09 2003-07-17 Lee Teck Kheng Elimination of RDL using tape base flip chip on flex for die stacking
US6600222B1 (en) * 2002-07-17 2003-07-29 Intel Corporation Stacked microelectronic packages
US6610559B2 (en) * 2001-11-16 2003-08-26 Indium Corporation Of America Integrated void-free process for assembling a solder bumped chip
US6624060B2 (en) * 2002-01-12 2003-09-23 Taiwan Semiconductor Manufacturing Co., Ltd Method and apparatus for pretreating a substrate prior to electroplating
US6634100B2 (en) * 2000-03-23 2003-10-21 Micron Technology, Inc. Interposer and methods for fabricating same
US20040026773A1 (en) * 2002-08-08 2004-02-12 Koon Eng Meow Packaged microelectronic components
US6714418B2 (en) * 2001-11-02 2004-03-30 Infineon Technologies Ag Method for producing an electronic component having a plurality of chips that are stacked one above the other and contact-connected to one another
US6730855B2 (en) * 2002-09-10 2004-05-04 Renesas Technology Corp. Electronic element
US6744122B1 (en) * 1999-10-04 2004-06-01 Seiko Epson Corporation Semiconductor device, method of manufacture thereof, circuit board, and electronic device
US6756251B2 (en) * 2001-08-21 2004-06-29 Micron Technology, Inc. Method of manufacturing microelectronic devices, including methods of underfilling microelectronic components through an underfill aperture
US6791195B2 (en) * 2000-04-24 2004-09-14 Nec Electronics Corporation Semiconductor device and manufacturing method of the same
US20040212055A1 (en) * 2001-05-18 2004-10-28 Juan Exposito Shielded housing for optical semiconductor component
US20040217454A1 (en) * 2001-05-18 2004-11-04 Remi Brechignac Optical semiconductor package with incorporated lens and shielding
US6841862B2 (en) * 2000-06-30 2005-01-11 Nec Corporation Semiconductor package board using a metal base

Family Cites Families (77)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4807021A (en) * 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
JPH0536756A (en) 1991-07-30 1993-02-12 Mitsubishi Electric Corp Tape carrier for semiconductor device and its manufacture
JP3234084B2 (en) * 1993-03-03 2001-12-04 株式会社東芝 Fine pattern forming method
US5385869A (en) * 1993-07-22 1995-01-31 Motorola, Inc. Semiconductor chip bonded to a substrate and method of making
US5438477A (en) 1993-08-12 1995-08-01 Lsi Logic Corporation Die-attach technique for flip-chip style mounting of semiconductor dies
US5397921A (en) * 1993-09-03 1995-03-14 Advanced Semiconductor Assembly Technology Tab grid array
US5442852A (en) * 1993-10-26 1995-08-22 Pacific Microelectronics Corporation Method of fabricating solder ball array
US5386341A (en) * 1993-11-01 1995-01-31 Motorola, Inc. Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape
US5434452A (en) * 1993-11-01 1995-07-18 Motorola, Inc. Z-axis compliant mechanical IC wiring substrate and method for making the same
US5602419A (en) 1993-12-16 1997-02-11 Nec Corporation Chip carrier semiconductor device assembly
US5752182A (en) * 1994-05-09 1998-05-12 Matsushita Electric Industrial Co., Ltd. Hybrid IC
US5448511A (en) 1994-06-01 1995-09-05 Storage Technology Corporation Memory stack with an integrated interconnect and mounting structure
US5886408A (en) * 1994-09-08 1999-03-23 Fujitsu Limited Multi-chip semiconductor device
JP2595909B2 (en) 1994-09-14 1997-04-02 日本電気株式会社 Semiconductor device
JP2570628B2 (en) 1994-09-21 1997-01-08 日本電気株式会社 Semiconductor package and manufacturing method thereof
JP3362545B2 (en) 1995-03-09 2003-01-07 ソニー株式会社 Method for manufacturing semiconductor device
US5650595A (en) 1995-05-25 1997-07-22 International Business Machines Corporation Electronic module with multiple solder dams in soldermask window
US5721151A (en) * 1995-06-07 1998-02-24 Lsi Logic Corporation Method of fabricating a gate array integrated circuit including interconnectable macro-arrays
US5663530A (en) 1995-08-01 1997-09-02 Minnesota Mining And Manufacturing Company Wire bond tape ball grid array package
US5844168A (en) 1995-08-01 1998-12-01 Minnesota Mining And Manufacturing Company Multi-layer interconnect sutructure for ball grid arrays
US5697148A (en) 1995-08-22 1997-12-16 Motorola, Inc. Flip underfill injection technique
JP3263288B2 (en) 1995-09-13 2002-03-04 株式会社東芝 Semiconductor device
US5699613A (en) * 1995-09-25 1997-12-23 International Business Machines Corporation Fine dimension stacked vias for a multiple layer circuit board structure
US5598033A (en) * 1995-10-16 1997-01-28 Advanced Micro Devices, Inc. Micro BGA stacking scheme
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5710071A (en) * 1995-12-04 1998-01-20 Motorola, Inc. Process for underfilling a flip-chip semiconductor device
US5646446A (en) * 1995-12-22 1997-07-08 Fairchild Space And Defense Corporation Three-dimensional flexible assembly of integrated circuits
US5843808A (en) 1996-01-11 1998-12-01 Asat, Limited Structure and method for automated assembly of a tab grid array package
US5766982A (en) 1996-03-07 1998-06-16 Micron Technology, Inc. Method and apparatus for underfill of bumped or raised die
US5789271A (en) 1996-03-18 1998-08-04 Micron Technology, Inc. Method for fabricating microbump interconnect for bare semiconductor dice
JPH09260428A (en) * 1996-03-19 1997-10-03 Toshiba Corp Semiconductor device an mounting method thereof
FR2748156B1 (en) 1996-04-26 1998-08-07 Suisse Electronique Microtech DEVICE COMPRISING TWO SUBSTRATES FOR FORMING A MICROSYSTEM OR A PART OF A MICROSYSTEM AND METHOD FOR ASSEMBLING TWO MICRO-FACTORY SUBSTRATES
CA2198305A1 (en) * 1996-05-01 1997-11-02 Yinon Degani Integrated circuit bonding method and apparatus
US5808360A (en) 1996-05-15 1998-09-15 Micron Technology, Inc. Microbump interconnect for bore semiconductor dice
US5866953A (en) * 1996-05-24 1999-02-02 Micron Technology, Inc. Packaged die on PCB with heat sink encapsulant
US5759047A (en) 1996-05-24 1998-06-02 International Business Machines Corporation Flexible circuitized interposer with apertured member and method for making same
US6024584A (en) * 1996-10-10 2000-02-15 Berg Technology, Inc. High density connector
US6093035A (en) * 1996-06-28 2000-07-25 Berg Technology, Inc. Contact for use in an electrical connector
US5926694A (en) * 1996-07-11 1999-07-20 Pfu Limited Semiconductor device and a manufacturing method thereof
US6011694A (en) * 1996-08-01 2000-01-04 Fuji Machinery Mfg. & Electronics Co., Ltd. Ball grid array semiconductor package with solder ball openings in an insulative base
US5719449A (en) * 1996-09-30 1998-02-17 Lucent Technologies Inc. Flip-chip integrated circuit with improved testability
US6121689A (en) * 1997-07-21 2000-09-19 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US5990545A (en) 1996-12-02 1999-11-23 3M Innovative Properties Company Chip scale ball grid array for integrated circuit package
US5747982A (en) * 1996-12-05 1998-05-05 Lucent Technologies Inc. Multi-chip modules with isolated coupling between modules
US6225688B1 (en) * 1997-12-11 2001-05-01 Tessera, Inc. Stacked microelectronic assembly and method therefor
US5891753A (en) * 1997-01-24 1999-04-06 Micron Technology, Inc. Method and apparatus for packaging flip chip bare die on printed circuit boards
US5866442A (en) * 1997-01-28 1999-02-02 Micron Technology, Inc. Method and apparatus for filling a gap between spaced layers of a semiconductor
US5973389A (en) 1997-04-22 1999-10-26 International Business Machines Corporation Semiconductor chip carrier assembly
US6208521B1 (en) * 1997-05-19 2001-03-27 Nitto Denko Corporation Film carrier and laminate type mounting structure using same
US5835355A (en) 1997-09-22 1998-11-10 Lsi Logic Corporation Tape ball grid array package with perforated metal stiffener
US6057178A (en) * 1997-09-26 2000-05-02 Siemens Aktiengesellschaft Method of padding an electronic component, mounted on a flat substrate, with a liquid filler
JP3663938B2 (en) 1997-10-24 2005-06-22 セイコーエプソン株式会社 Flip chip mounting method
US6064114A (en) * 1997-12-01 2000-05-16 Motorola, Inc. Semiconductor device having a sub-chip-scale package structure and method for forming same
US5991161A (en) 1997-12-19 1999-11-23 Intel Corporation Multi-chip land grid array carrier
US6005776A (en) 1998-01-05 1999-12-21 Intel Corporation Vertical connector based packaging solution for integrated circuits
JPH11214435A (en) * 1998-01-26 1999-08-06 Sharp Corp Semiconductor device and its manufacture
US6075710A (en) * 1998-02-11 2000-06-13 Express Packaging Systems, Inc. Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips
US6116921A (en) 1998-02-16 2000-09-12 The Whitaker Corporation Electrical connector having recessed solderball foot
US5982030A (en) 1998-02-27 1999-11-09 Macintrye; Donald Malcom Rigid package with low stress mounting of semiconductor die
US6137164A (en) 1998-03-16 2000-10-24 Texas Instruments Incorporated Thin stacked integrated circuit device
JP3625646B2 (en) * 1998-03-23 2005-03-02 東レエンジニアリング株式会社 Flip chip mounting method
US6028365A (en) * 1998-03-30 2000-02-22 Micron Technology, Inc. Integrated circuit package and method of fabrication
US6040630A (en) * 1998-04-13 2000-03-21 Harris Corporation Integrated circuit package for flip chip with alignment preform feature and method of forming same
US6191487B1 (en) * 1998-04-23 2001-02-20 Minco Technology Labs, Inc. Semiconductor and flip chip packages and method having a back-side connection
US6072233A (en) * 1998-05-04 2000-06-06 Micron Technology, Inc. Stackable ball grid array package
US6137062A (en) 1998-05-11 2000-10-24 Motorola, Inc. Ball grid array with recessed solder balls
US6020629A (en) * 1998-06-05 2000-02-01 Micron Technology, Inc. Stacked semiconductor package and method of fabrication
US5977640A (en) 1998-06-26 1999-11-02 International Business Machines Corporation Highly integrated chip-on-chip packaging
US6027346A (en) * 1998-06-29 2000-02-22 Xandex, Inc. Membrane-supported contactor for semiconductor test
US6050832A (en) * 1998-08-07 2000-04-18 Fujitsu Limited Chip and board stress relief interposer
JP3420076B2 (en) * 1998-08-31 2003-06-23 新光電気工業株式会社 Method for manufacturing flip-chip mounting board, flip-chip mounting board, and flip-chip mounting structure
US6218202B1 (en) * 1998-10-06 2001-04-17 Texas Instruments Incorporated Semiconductor device testing and burn-in methodology
US6039889A (en) * 1999-01-12 2000-03-21 Fujitsu Limited Process flows for formation of fine structure layer pairs on flexible films
US6221763B1 (en) * 1999-04-05 2001-04-24 Micron Technology, Inc. Method of forming a metal seed layer for subsequent plating
US6413102B2 (en) * 1999-12-22 2002-07-02 Micron Technology, Inc. Center bond flip chip semiconductor carrier and a method of making and using it
US6262895B1 (en) * 2000-01-13 2001-07-17 John A. Forthun Stackable chip package with flex carrier

Patent Citations (86)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3239496A (en) * 1962-09-24 1966-03-08 Nalco Chemical Co Method for producing polymeric salts of aminoalkylacrylates
US4074342A (en) * 1974-12-20 1978-02-14 International Business Machines Corporation Electrical package for lsi devices and assembly process therefor
US4954875A (en) * 1986-07-17 1990-09-04 Laser Dynamics, Inc. Semiconductor wafer array with electrically conductive compliant material
US4818728A (en) * 1986-12-03 1989-04-04 Sharp Kabushiki Kaisha Method of making a hybrid semiconductor device
US5489804A (en) * 1989-08-28 1996-02-06 Lsi Logic Corporation Flexible preformed planar structures for interposing between a chip and a substrate
US5821624A (en) * 1989-08-28 1998-10-13 Lsi Logic Corporation Semiconductor device assembly techniques using preformed planar structures
US5468681A (en) * 1989-08-28 1995-11-21 Lsi Logic Corporation Process for interconnecting conductive substrates using an interposer having conductive plastic filled vias
US5148265A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies with fan-in leads
US5346861A (en) * 1990-09-24 1994-09-13 Tessera, Inc. Semiconductor chip assemblies and methods of making same
US5679977A (en) * 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5768109A (en) * 1991-06-26 1998-06-16 Hughes Electronics Multi-layer circuit board and semiconductor flip chip connection
US5434432A (en) * 1992-09-25 1995-07-18 Texas Instruments Incorporated Antifuse device for controlling current in a circuit using an antifuse
US5404044A (en) * 1992-09-29 1995-04-04 International Business Machines Corporation Parallel process interposer (PPI)
US5608265A (en) * 1993-03-17 1997-03-04 Hitachi, Ltd. Encapsulated semiconductor device package having holes for electrically conductive material
US20020045611A1 (en) * 1993-08-25 2002-04-18 Abrams Michael J. Pharmaceutical compositions comprising metal complexes
US5388327A (en) * 1993-09-15 1995-02-14 Lsi Logic Corporation Fabrication of a dissolvable film carrier containing conductive bump contacts for placement on a semiconductor device package
US5723347A (en) * 1993-09-30 1998-03-03 International Business Machines Corp. Semi-conductor chip test probe and process for manufacturing the probe
US5905303A (en) * 1994-05-25 1999-05-18 Nec Corporation Method for manufacturing bump leaded film carrier type semiconductor device
US5683942A (en) * 1994-05-25 1997-11-04 Nec Corporation Method for manufacturing bump leaded film carrier type semiconductor device
US5812378A (en) * 1994-06-07 1998-09-22 Tessera, Inc. Microelectronic connector for engaging bump leads
US5468995A (en) * 1994-07-05 1995-11-21 Motorola, Inc. Semiconductor device having compliant columnar electrical connections
US5777391A (en) * 1994-12-20 1998-07-07 Hitachi, Ltd. Semiconductor device having an improved connection arrangement between a semiconductor pellet and base substrate electrodes and a method of manufacture thereof
US5742100A (en) * 1995-03-27 1998-04-21 Motorola, Inc. Structure having flip-chip connected substrates
US5892271A (en) * 1995-04-18 1999-04-06 Nec Corporation Semiconductor device
US5877559A (en) * 1995-06-12 1999-03-02 Nitto Denko Corporation Film carrier for fine-pitched and high density mounting and semiconductor device using same
US5986460A (en) * 1995-07-04 1999-11-16 Ricoh Company, Ltd. BGA package semiconductor device and inspection method therefor
US5844315A (en) * 1996-03-26 1998-12-01 Motorola Corporation Low-profile microelectronic package
US6022761A (en) * 1996-05-28 2000-02-08 Motorola, Inc. Method for coupling substrates and structure
US5834848A (en) * 1996-12-03 1998-11-10 Kabushiki Kaisha Toshiba Electronic device and semiconductor package
US6133072A (en) * 1996-12-13 2000-10-17 Tessera, Inc. Microelectronic connector with planar elastomer sockets
US6482676B2 (en) * 1997-01-09 2002-11-19 Fujitsu Limited Method of mounting semiconductor chip part on substrate
US6133637A (en) * 1997-01-24 2000-10-17 Rohm Co., Ltd. Semiconductor device having a plurality of semiconductor chips
US6265775B1 (en) * 1997-01-24 2001-07-24 Micron Technology, Inc. Flip chip technique for chip assembly
US6037665A (en) * 1997-03-03 2000-03-14 Nec Corporation Mounting assembly of integrated circuit device and method for production thereof
US6222265B1 (en) * 1997-03-10 2001-04-24 Micron Technology, Inc. Method of constructing stacked packages
US6208525B1 (en) * 1997-03-27 2001-03-27 Hitachi, Ltd. Process for mounting electronic device and semiconductor device
US6177723B1 (en) * 1997-04-10 2001-01-23 Texas Instruments Incorporated Integrated circuit package and flat plate molding process for integrated circuit package
US5798567A (en) * 1997-08-21 1998-08-25 Hewlett-Packard Company Ball grid array integrated circuit package which employs a flip chip integrated circuit and decoupling capacitors
US6034427A (en) * 1998-01-28 2000-03-07 Prolinx Labs Corporation Ball grid array structure and method for packaging an integrated circuit chip
US6468831B2 (en) * 1998-02-26 2002-10-22 Texas Instruments Incorporated Method of fabricating thin integrated circuit units
US6180881B1 (en) * 1998-05-05 2001-01-30 Harlan Ruben Isaak Chip stack and method of making same
US6583058B1 (en) * 1998-06-05 2003-06-24 Texas Instruments Incorporated Solid hermetic via and bump fabrication
US6291265B1 (en) * 1998-07-28 2001-09-18 Micron Technology, Inc. Method of manufacturing an interposer
US6449840B1 (en) * 1998-09-29 2002-09-17 Delphi Technologies, Inc. Column grid array for flip-chip devices
US6048755A (en) * 1998-11-12 2000-04-11 Micron Technology, Inc. Method for fabricating BGA package using substrate with patterned solder mask open in die attach area
US6232666B1 (en) * 1998-12-04 2001-05-15 Mciron Technology, Inc. Interconnect for packaging semiconductor dice and fabricating BGA packages
US6217343B1 (en) * 1998-12-10 2001-04-17 Shoshotech Co., Ltd. Multipoint conductive sheet
US6452807B1 (en) * 1999-01-20 2002-09-17 Micron Technology, Inc. Test interposer for use with ball grid array packages, assemblies and ball grid array packages including same, and methods
US6242932B1 (en) * 1999-02-19 2001-06-05 Micron Technology, Inc. Interposer for semiconductor components having contact balls
US6376769B1 (en) * 1999-05-18 2002-04-23 Amerasia International Technology, Inc. High-density electronic package, and method for making same
US6285081B1 (en) * 1999-07-13 2001-09-04 Micron Technology, Inc. Deflectable interconnect
US6407450B1 (en) * 1999-07-15 2002-06-18 Altera Corporation Semiconductor package with universal substrate for electrically interfacing with different sized chips that have different logic functions
US6295730B1 (en) * 1999-09-02 2001-10-02 Micron Technology, Inc. Method and apparatus for forming metal contacts on a substrate
US6744122B1 (en) * 1999-10-04 2004-06-01 Seiko Epson Corporation Semiconductor device, method of manufacture thereof, circuit board, and electronic device
US6291884B1 (en) * 1999-11-09 2001-09-18 Amkor Technology, Inc. Chip-size semiconductor packages
US6271469B1 (en) * 1999-11-12 2001-08-07 Intel Corporation Direct build-up layer on an encapsulated die package
US6338985B1 (en) * 2000-02-04 2002-01-15 Amkor Technology, Inc. Making chip size semiconductor packages
US20010048157A1 (en) * 2000-03-16 2001-12-06 Masood Murtuza Direct attach chip scale package
US20020027080A1 (en) * 2000-03-17 2002-03-07 Junichiro Yoshioka Plating apparatus and method
US6634100B2 (en) * 2000-03-23 2003-10-21 Micron Technology, Inc. Interposer and methods for fabricating same
US6791195B2 (en) * 2000-04-24 2004-09-14 Nec Electronics Corporation Semiconductor device and manufacturing method of the same
US6281046B1 (en) * 2000-04-25 2001-08-28 Atmel Corporation Method of forming an integrated circuit package at a wafer level
US6586830B2 (en) * 2000-05-19 2003-07-01 Sony Corporation Semiconductor device with an interposer
US6552910B1 (en) * 2000-06-28 2003-04-22 Micron Technology, Inc. Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture
US6841862B2 (en) * 2000-06-30 2005-01-11 Nec Corporation Semiconductor package board using a metal base
US6563223B2 (en) * 2000-08-22 2003-05-13 Micron Technology, Inc. Interconnection component for facilitating testing of packaged integrated circuits
US6515324B2 (en) * 2000-09-08 2003-02-04 Nec Corporation Capacitor, capacitor mounting structure, method for manufacturing same, semiconductor device, and method for manufacturing same
US20020127769A1 (en) * 2000-10-18 2002-09-12 Qing Ma Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby
US6489676B2 (en) * 2000-12-04 2002-12-03 Fujitsu Limited Semiconductor device having an interconnecting post formed on an interposer within a sealing resin
US20020079594A1 (en) * 2000-12-26 2002-06-27 Seiko Epson Corporation Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument
US20020142513A1 (en) * 2001-03-30 2002-10-03 Fee Setho Sing Ball grid array interposer, packages and methods
US6404648B1 (en) * 2001-03-30 2002-06-11 Hewlett-Packard Co. Assembly and method for constructing a multi-die integrated circuit
US20040217454A1 (en) * 2001-05-18 2004-11-04 Remi Brechignac Optical semiconductor package with incorporated lens and shielding
US20040212055A1 (en) * 2001-05-18 2004-10-28 Juan Exposito Shielded housing for optical semiconductor component
US20020185661A1 (en) * 2001-05-22 2002-12-12 Hitachi Cable,Ltd. Semiconductor device and process for producing the same
US6534853B2 (en) * 2001-06-05 2003-03-18 Chipmos Technologies Inc. Semiconductor wafer designed to avoid probed marks while testing
US20030012930A1 (en) * 2001-07-13 2003-01-16 Brousseau Louis C. Single-electron transistors and fabrication methods in which a projecting feature defines spacing between electrodes
US6756251B2 (en) * 2001-08-21 2004-06-29 Micron Technology, Inc. Method of manufacturing microelectronic devices, including methods of underfilling microelectronic components through an underfill aperture
US20030042595A1 (en) * 2001-08-29 2003-03-06 Canella Robert L. Substrate with contact array and substrate assemblies
US6714418B2 (en) * 2001-11-02 2004-03-30 Infineon Technologies Ag Method for producing an electronic component having a plurality of chips that are stacked one above the other and contact-connected to one another
US6610559B2 (en) * 2001-11-16 2003-08-26 Indium Corporation Of America Integrated void-free process for assembling a solder bumped chip
US20030134450A1 (en) * 2002-01-09 2003-07-17 Lee Teck Kheng Elimination of RDL using tape base flip chip on flex for die stacking
US6624060B2 (en) * 2002-01-12 2003-09-23 Taiwan Semiconductor Manufacturing Co., Ltd Method and apparatus for pretreating a substrate prior to electroplating
US6600222B1 (en) * 2002-07-17 2003-07-29 Intel Corporation Stacked microelectronic packages
US20040026773A1 (en) * 2002-08-08 2004-02-12 Koon Eng Meow Packaged microelectronic components
US6730855B2 (en) * 2002-09-10 2004-05-04 Renesas Technology Corp. Electronic element

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040224437A1 (en) * 2001-08-21 2004-11-11 Micron Technology, Inc. Microelectronic devices including underfill apertures
US20060267171A1 (en) * 2001-08-21 2006-11-30 Micron Technology, Inc. Semiconductor device modules, semiconductor devices, and microelectronic devices
US20040164426A1 (en) * 2003-02-26 2004-08-26 Tsung-Ming Pai Flip-chip package and fabricating process thereof
US7052935B2 (en) * 2003-02-26 2006-05-30 Advanced Semiconductor Engineering, Inc. Flip-chip package and fabricating process thereof
US8062968B1 (en) * 2003-10-31 2011-11-22 Xilinx, Inc. Interposer for redistributing signals
US20050121804A1 (en) * 2003-12-08 2005-06-09 Nick Kuo Chip structure with bumps and testing pads
US7855461B2 (en) 2003-12-08 2010-12-21 Megica Corporation Chip structure with bumps and testing pads
US7394161B2 (en) * 2003-12-08 2008-07-01 Megica Corporation Chip structure with pads having bumps or wirebonded wires formed thereover or used to be tested thereto
US20050211749A1 (en) * 2004-03-25 2005-09-29 Chuan Hu Bumpless die and heat spreader lid module bonded to bumped die carrier
US7038316B2 (en) * 2004-03-25 2006-05-02 Intel Corporation Bumpless die and heat spreader lid module bonded to bumped die carrier
US20060060959A1 (en) * 2004-09-21 2006-03-23 Yoshinari Hayashi Semiconductor device
US20080083978A1 (en) * 2004-09-21 2008-04-10 Yoshinari Hayashi Semiconductor device
US7323773B2 (en) * 2004-09-21 2008-01-29 Renesas Technology Corp. Semiconductor device
US7652368B2 (en) 2004-09-21 2010-01-26 Renesas Technology Corp. Semiconductor device
US20100247034A1 (en) * 2004-11-22 2010-09-30 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Passive Alignment Using Elastic Averaging In Optoelectronics Applications
US8244081B2 (en) * 2004-11-22 2012-08-14 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Passive alignment using elastic averaging in optoelectronics applications
US20110198589A1 (en) * 2005-12-05 2011-08-18 Megica Corporation Semiconductor chip
US20070164279A1 (en) * 2005-12-05 2007-07-19 Megica Corporation Semiconductor chip
US8304766B2 (en) 2005-12-05 2012-11-06 Megica Corporation Semiconductor chip with a bonding pad having contact and test areas
US7947978B2 (en) 2005-12-05 2011-05-24 Megica Corporation Semiconductor chip with bond area
US7888185B2 (en) 2006-08-17 2011-02-15 Micron Technology, Inc. Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device
US20080122113A1 (en) * 2006-08-17 2008-05-29 Corisis David J Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device and methods for forming the same
US9874688B2 (en) 2012-04-26 2018-01-23 Acacia Communications, Inc. Co-packaging photonic integrated circuits and application specific integrated circuits
US10578799B2 (en) 2012-04-26 2020-03-03 Acaia Communications Co-packaging photonic integrated circuits and application specific integrated circuits
US20140363120A1 (en) * 2013-06-10 2014-12-11 Freescale Semiconductor, Inc. Optical Backplane Mirror
US9810843B2 (en) * 2013-06-10 2017-11-07 Nxp Usa, Inc. Optical backplane mirror
US9091820B2 (en) 2013-06-10 2015-07-28 Freescale Semiconductor, Inc. Communication system die stack
US9435952B2 (en) 2013-06-10 2016-09-06 Freescale Semiconductor, Inc. Integration of a MEMS beam with optical waveguide and deflection in two dimensions
US9442254B2 (en) 2013-06-10 2016-09-13 Freescale Semiconductor, Inc. Method and apparatus for beam control with optical MEMS beam waveguide
US10230458B2 (en) 2013-06-10 2019-03-12 Nxp Usa, Inc. Optical die test interface with separate voltages for adjacent electrodes
US9766409B2 (en) 2013-06-10 2017-09-19 Nxp Usa, Inc. Optical redundancy
US9261556B2 (en) 2013-06-10 2016-02-16 Freescale Semiconductor, Inc. Optical wafer and die probe testing
US9094135B2 (en) 2013-06-10 2015-07-28 Freescale Semiconductor, Inc. Die stack with optical TSVs
EP3108502A1 (en) * 2014-02-18 2016-12-28 Qualcomm Incorporated Low-profile package with passive device
US20160124164A1 (en) * 2014-10-29 2016-05-05 Acacia Communications, Inc. Optoelectronic ball grid array package with fiber
US11360278B2 (en) * 2014-10-29 2022-06-14 Acacia Communications, Inc. Optoelectronic ball grid array package with fiber
US11892690B1 (en) 2014-10-29 2024-02-06 Acacia Communications, Inc. Optoelectronic ball grid array package with fiber
US10833050B1 (en) * 2019-05-22 2020-11-10 Lenovo (Singapore) Pte. Ltd. Interposer, electronic substrate, and method for producing electronic substrate

Also Published As

Publication number Publication date
SG154335A1 (en) 2009-08-28
US7320933B2 (en) 2008-01-22
US20040198033A1 (en) 2004-10-07

Similar Documents

Publication Publication Date Title
US7320933B2 (en) Double bumping of flexible substrate for first and second level interconnects
US6958537B2 (en) Multiple chip semiconductor package
US7534660B2 (en) Methods for assembly and packaging of flip chip configured dice with interposer
US7915718B2 (en) Apparatus for flip-chip packaging providing testing capability
KR100868419B1 (en) Semiconductor device and manufacturing method thereof
US9412677B2 (en) Computer systems having an interposer including a flexible material
US7531906B2 (en) Flip chip packaging using recessed interposer terminals
US7122907B2 (en) Interposer substrate and wafer scale interposer substrate member for use with flip-chip configured semiconductor dice
US8441113B2 (en) Elimination of RDL using tape base flip chip on flex for die stacking
US6075710A (en) Low-cost surface-mount compatible land-grid array (LGA) chip scale package (CSP) for packaging solder-bumped flip chips
US7087992B2 (en) Multichip wafer level packages and computing systems incorporating same
US6420664B1 (en) Metal foil having bumps, circuit substrate having the metal foil, and semiconductor device having the circuit substrate
May Flip chip packaging using recessed interposer terminals

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KHENG, LEE TECK;LEE, KIAN CHAI;KHOO, SIAN YONG;REEL/FRAME:013455/0903

Effective date: 20020930

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION