US20040062627A1 - System for the improved handling of wafers within a process tool - Google Patents
System for the improved handling of wafers within a process tool Download PDFInfo
- Publication number
- US20040062627A1 US20040062627A1 US10/665,693 US66569303A US2004062627A1 US 20040062627 A1 US20040062627 A1 US 20040062627A1 US 66569303 A US66569303 A US 66569303A US 2004062627 A1 US2004062627 A1 US 2004062627A1
- Authority
- US
- United States
- Prior art keywords
- rack
- buffer station
- processing tool
- semiconductor processing
- tool according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving loading and unloading of wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67763—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading
- H01L21/67778—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations the wafers being stored in a carrier, involving loading and unloading involving loading and unloading of wafers
- H01L21/67781—Batch transfer of wafers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/137—Associated with semiconductor wafer handling including means for charging or discharging wafer cassette
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/14—Wafer cassette transporting
Definitions
- the present invention relates generally to semiconductor fabrication, and more particularly to improved wafer handling systems.
- wafer handling systems facilitate the transfer of wafers from one station to another.
- the wafer it is very important that the wafer be kept isolated from contamination.
- the presence of contaminant particles on the surface of a wafer can lead to the formation of defects during the fabrication process. Therefore, the wafers must be moved between isolated interior chambers of a process tool in such away as to minimize contamination of both the wafers themselves and the possibility of the cross contamination of chambers.
- Wafer handling systems typically employ robot arms in order to effectively transfer wafers between stations. On the end of each of these arms, an end effector is configured to gain access to a wafer at a first station, lift the wafer, transport the wafer, gain access to the second station, and then deposit the wafer at the second station.
- a semiconductor processing tool comprising a first substrate handling chamber, a front docking port located on the outside surface of the first substrate chamber, and a robot arm located in the front wafer handling chamber.
- a loadlock chamber is joined to the first substrate handling chamber and a buffer station is located between the loadlock chamber and the front docking ports.
- the buffer station is configured to provide a less contaminated inert internal environment as compared with the internal environment of a cassette docked to the docking port.
- the buffer station also has a rack configured to have multiple shelves for holding substrates.
- a method of fabricating an integrated circuit comprising first docking a substrate cassette with a front docking port of a process tool. A substrate is then transferred to a buffer station located between the docking port and a loadlock chamber and the buffer station is then purged. The substrate is then moved from the buffer station to the loadlock chamber.
- Preferred embodiments of the present invention employ a buffer station having a rack with reduced pitch, or relative spacing between shelves, as compared to standard cassettes or FOUPs for the same size of substrate.
- the preferred buffer stations have a low volume that can be quickly and efficiently purged to provide a clean, nonoxidizing environment.
- Embodiments employing buffer chambers which are small and easily purged, serve as quickly accessible and less contaminated chambers to temporarily store wafers during processing.
- Reduced pitch buffer station racks also enable access to all shelves by a standard robot arm, without the need for a internal elevator mechanism in the buffer stations. Consequently, the absence of the extra movement inherent with an internal elevator decreases the generation of contaminants inside the process tool.
- Certain preferred embodiments employ a variable pitch end effector in order to adjust the relative spacing of the end effector wafer supports. This allows the end effector to simultaneously transfer a plurality of wafers between racks, even though the racks have a different relative spacings between support slots shelves.
- FIG. 1 is a schematic plan view showing a section of a semiconductor process tool, constructed in accordance with a preferred embodiment of the present invention.
- FIG. 2A is a schematic top and front perspective view of a cassette rack having standard pitch, or relative spacing between shelves, in accordance with the preferred embodiment, where the FOUP doors are not shown.
- FIG. 2B is a schematic top and front perspective view of a buffer station having a reduced pitch, or relative spacing between shelves, in accordance with the preferred embodiment, where the buffer station doors are not shown.
- FIG. 2C is a schematic top and front perspective view of an embodiment employing a low capacity loadlock chamber having a rack with standard pitch, in accordance with the preferred embodiment, where the FOUP doors are not shown.
- FIG. 3A is a schematic plan view of a process tool, illustrating the position of a robot arm when accessing a cassette rack, relative to a buffer station and a low-capacity loadlock chamber.
- FIG. 3B shows the process tool of FIG. 3A, illustrating the position of the robot arm when accessing the reduced pitch buffer station rack.
- FIG. 3C shows the process tool of FIG. 3A, illustrating the position of the robot arm when accessing the loadlock chamber.
- FIG. 4 is an overhead schematic of a fabrication tool, constructed in accordance with another preferred embodiment of the present invention.
- FIG. 5 shows the cassette rack and the reduced pitch buffer station rack of FIGS. 2A and 2B, respectively, in relation to a variable pitch end effector, constructed in accordance with a preferred embodiment of the invention.
- FIG. 6A shows a variable pitch end effector, employing cams in accordance with one embodiment of the present invention, in a standard pitch position.
- FIG. 6B shows the variable pitch end effector of FIG. 6A in a reduced pitch position.
- FIG. 7A shows a variable pitch end effector employing linear actuators, in accordance with another embodiment, shown in a standard pitch position.
- FIG. 7B shows the variable pitch end effector of FIG. 7A, shown in a reduced pitch position.
- FIG. 8 is a flowchart showing a method of processing wafers employing a cassette, a buffer station, and a loadlock chamber, in accordance with the preferred embodiments.
- One possible approach to minimizing wafer exposure to the clean room atmosphere is to use low capacity (e.g. 1 to 7 wafers) loadlock chambers.
- a small capacity loadlock chambers has less internal volume and, thus, can be purged much more quickly than a large capacity loadlock chamber.
- the reduced capacity of the loadlock chamber creates additional disadvantages. For instance, if up to 50 wafers (i.e. two full cassettes or FOUPs) arrive at the system at once, then many of the wafers will remain in the clean room or front end interface environment for a significant amount of time while the system processes wafers in small number lots.
- the preferred embodiments employ a low capacity loadlock chamber in conjunction with higher capacity, but low volume purgeable buffer station in order to, among other goals, alleviate the throughput and contamination disadvantages of using low capacity loadlock chambers.
- Preferred buffer stations also employ racks having reduced pitch or spacing between the shelves or slots forming the rack, relative to the standard pitch in a cassette or FOUP designed for the same size substrates.
- a feature of these reduced pitch racks is that they allow the volume of a buffer station to be reduced in order to allow the station to be more quickly purged. The height of the uppermost slot is thus low enough to be reached within the vertical range of a standard robot.
- a standard robot is commercially available, for example, from Asyst Technologies, Inc. of Fremont, Calif. Such a robot has a vertical range of less than 30.5 cm.
- the total number of cycles required to transfer a large number of wafers can be a significant throughput limiting factor, especially where process times are short and wafer handling is the limiting factor.
- the speed of processing is directly related to output, the additive effect of these additional handling steps can significantly slow down the fabrication line. For example, if each cycle takes 12 seconds, it could take 300 seconds before the 25th wafer is transferred. Moreover, the wafer remains exposed to the clean room or the FOUP environment in the interim, subject to oxidation.
- a preferred embodiment also employs a multi-wafer transport system that significantly decreases the amount of time required to transport a group of wafers (e.g., a five wafer transfer system would cut the total transfer time of 25 wafer by 80%). Multiple wafer end effectors are described below with respect to FIGS. 5 - 7 B.
- FIG. 1 an overhead plan view shows a semiconductor process tool 5 constructed in accordance with a preferred embodiment of the invention.
- a cassette particularly a FOUP 10
- FOUP 10 is located on a front end interface (FEI) loading platform 12 , the FOUP 10 being removably docked with docking port 14 .
- the FOUP 10 is a front opening unified pod (FOUP).
- Interior to the FOUP 10 is a cassette rack 16 with individual slots 17 (FIG. 2A), each slot 17 capable of holding a wafer 20 .
- the FOUP 10 is joined with a first wafer handling chamber which is configured to operate at standard atmospheric pressure, here an atmospheric front end (AFE) chamber 22 .
- AFE atmospheric front end
- the FOUP 10 is also selectively separated from chamber 22 by FOUP doors 23 .
- a robot arm 24 having an end effector 26 , the end effector 26 comprising one or more substrate supports 28 , each capable of holding a wafer 20 for transport.
- the end effector could be a fork, paddle, edge grip, vacuum or Bernoulli wand, among other configurations readily apparent to the skilled artisan.
- the robot arm 24 is configured to be capable of accessing wafers 20 , which are located on the cassette rack 16 through a docking port 14 , in combination with an elevator mechanism (not shown) for raising and lowering FEI loading platform 12 .
- the robot arm 24 is further configured to allow access to a buffer station 30 .
- the buffer station 30 which is preferably separated from the AFE chamber 22 by buffer station doors 13 , preferably has both pump down and purging capabilities facilitated by a purge valve 34 and gas inlet 36 .
- the buffer station 30 has a reduced pitch buffer station rack 38 (FIG. 2B) interior to the buffer station 30 .
- the buffer station rack 38 is formed from slots 18 (FIG. 2B) or shelves, each slot 18 being capable of holding a single wafer 20 ; however, the reduced pitch buffer station rack 38 has closer relative spacing between the slots 18 as compared with the relative spacing of the slots 17 in the cassette rack 16 .
- the position which the buffer station occupies is advantageously used for a completely different function, such as replacing the buffer station with a pre-processing station or a post-processing station, with minimal increase in the size of the tool footprint.
- the buffer station can be replaced by a pre-clean station, such as an etch station, or a postprocessing station where processes such as annealing or the deposition of other layers, such as a sealing oxide layer, are conducted.
- the buffer station is capable of being replaced by a metrology tool without the need to substantially change the system configuration.
- a loadlock chamber 40 preferably a low-capacity loadlock chamber, is also adjoined to the AFE chamber 22 , the loadlock chamber 40 being accessed by the robot arm 24 via a gate valve or door 42 .
- the loadlock chamber 40 is located to serve as a selectively closeable passageway between the AFE chamber 22 and a wafer handling chamber (WHC) 44 , with a gate valve or door 42 on each end of the loadlock chamber 40 .
- the load lock 40 can lead directly to a process chamber.
- a loadlock rack 46 Inside the loadlock chamber 40 is a loadlock rack 46 (FIG. 2C).
- the loadlock rack 46 is composed of individuals slots 19 (FIG. 2C) or shelves, each capable of holding a single wafer.
- the buffer station 30 is preferably located in a position between the FOUP 10 and the loadlock chamber 40 .
- FIGS. 2A, 2B, and 2 C illustrate the differences in the relative spacing of the racks employed in preferred embodiments of the present invention. Note that the figures are not drawn to scale.
- FIG. 2A shows the standard FOUP 10 with 25 individual slots 17 or shelves, each capable of holding a wafer 20 .
- FIG. 2B shows the buffer station 30 with the buffer station rack 38 designed to have 25 slots 18 , each slot 18 capable of holding a single wafer 20 .
- the slots 18 or shelves forming the buffer station rack 38 preferably have closer relative spacing than the cassette rack 16 of the FOUP 10 . More preferably, the relative spacing of the buffer station slots 18 is between about 0.5 cm and 0.7 cm. Most preferably, the relative spacing between the buffer station slots 18 is approximately 0.584 cm.
- the buffer station 30 preferably has a volume of less than about 18.3 liters, more preferably less than about 16.5 liters.
- the FOUP 10 holds a maximum capacity of 25 wafers 20
- the preferred capacity of the buffer station 30 is also 25 wafers 20
- alternate embodiments can have lower or higher capacities.
- the FOUP has a maximum capacity of 13 wafers
- the buffer station has a corresponding maximum capacity of 13 wafers.
- the maximum capacity of the buffer station is selected to equal the maximum capacity of the FOUP from which the wafers are transferred after docking with the process tool.
- FIG. 2C shows the loadlock chamber 40 and its loadlock rack 46 including individual slots 19 , each slot 19 capable of holding a single wafer 20 .
- the loadlock chamber 40 is shown with three slots 19 , greater or lesser capacity can be employed in other arrangements.
- the loadlock rack 46 is designed to hold one to seven wafers 20 , more preferably the loadlock rack 40 is designed to hold two to six wafers 20 .
- the loadlock chamber 40 is a low capacity load loadlock having a volume of less than about 7.325 liters and, more preferably, less than about 9.156 liters.
- the relative spacing of the slots 19 forming the loadlock rack 46 are preferably designed to operatively correspond with the relative spacing of the cassette rack slots 17 or, in an alternate embodiment, with the reduced pitch buffer station rack slots 18 . In yet other alternate embodiments, the relative spacing of the slots 19 forming the loadlock rack 46 is not set to operatively correspond with either the spacing of the cassette rack slots 17 or the buffer station rack slots 18 , but is rather set at a reduced pitch or spacing relative to both.
- the FOUP 10 is preferably designed to hold a standard FOUP load of 25 wafers, in other embodiment cassettes are designed to hold less than 25 wafers, while in yet other embodiments cassettes are designed to hold more than 25 wafers.
- FIGS. 3A, 3B, and 3 C an overhead plan view of a substrate fabrication tool is shown, further illustrating relative positions of the robot arm 24 with respect to the cassette rack 16 , the buffer station rack 38 , and the loadlock rack 46 .
- the robot arm 24 is shown in FIG. 3A proximate to the cassette rack 16 , while the robot arm 24 shown in FIG. 3B is positioned for accessing the buffer station rack 38 .
- FIG. 3C the robot arm 24 is shown in a position for accessing the loadlock rack 46 .
- the cassette rack 16 , the buffer station rack 38 , and the loadlock rack 46 are shown with a particular number of slots or shelves, it should be understood that the number of slots or shelves may vary depending upon the particular goals of the system.
- the operation of the embodiments shown in FIG. 1 and FIGS. 2 A- 2 C preferably begins with a FOUP 10 of wafers 20 arriving at the docking port 14 of an AFE chamber 22 .
- a robot arm 24 located inside the AFE chamber 22 preferably moves the end effector 26 through the docking port 14 and locates the end effector 26 proximate to a cassette rack 16 contained within the FOUP 10 .
- the robot arm 24 then removes the wafer 20 from the cassette rack 16 .
- the robot arm locates the end effector 26 proximate to the buffer station 30 .
- the robot arm 24 then transfers the wafer 20 into the buffer station rack 38 .
- the robot arm 24 after unloading a wafer the robot arm 24 returns to the cassette rack 16 for the number of cycles required to transfer all of the wafers 20 from the FOUP 10 into the buffer station 30 , as described above.
- the robot may access the loadlock chamber between steps of transferring wafers from the cassette rack to the buffer station rack.
- the robot arm 24 unloads wafers 20 from the buffer station rack 38 and places the wafers 20 onto the loadlock rack 46 , as needed for processing.
- wafers 20 in need of processing are unloaded in the loadlock rack 46 by the robot arm 24 , while those wafers which have already been processed are preferably shuttled back to the buffer station rack 38 on the robot arm's return trip.
- processed wafers are stored in a one buffer station 30
- unprocessed wafers are stored in a separate buffer station 30 on the other side of the AFE chamber 22 .
- the robot arm 24 preferably is programmed to continue to cycle between the buffer station 30 and the loadlock 40 until all wafers 20 are processed, before transferring wafers 20 back to the cassette rack 16 .
- the robot arm and end effector are programmed to transfer a wafer from the loadlock rack and directly return the wafer to a cassette rack.
- the buffer station includes an oxygen source (not shown) connected to the gas inlet 36 (FIG. 1) in addition to a system controller (not shown) which is programmed to facilitate the growing of an additional layer upon the wafer.
- the wafer after being processed, is transferred from the loadlock to the buffer station for the purpose of growing an additional layer on the wafer, such as an oxide layer which is formed after growing an epitaxial layer.
- the oxide can serve as a functional layer (e.g., gate oxide) or as a protective layer to prevent contamination of the epi layer.
- Each buffer station 30 contains a buffer station rack 38 , preferably with a low pitch relative to standard cassettes for the same size wafers, as described with respect to the previous embodiment.
- each buffer station 30 also employs a purge valve 34 and gas inlet 36 for purging and pumping down the interior of the buffer station 30 .
- the buffer stations 30 preferably also possess doors 13 which allow the chamber to be selectively sealed from the AFE chamber 22 .
- a loadlock rack 46 preferably a low capacity loadlock rack.
- a wafer handling chamber (WHC) 44 in which a WHC robot 56 is positioned to have effective access to both the loadlock chambers 40 and the interior of a plurality of individual process chambers 58 .
- the loadlock chambers 40 and the process chambers 58 are also preferably selectively sealable from the WHC chamber 44 through the use of gate valves 60 .
- a clean room wall 62 defines a “gray room” environment to which wafers are not exposed while the cassettes 10 are located on the clean room side of the wall 62 , which is cleaner.
- the clean room wall 62 may be placed closer to the process chambers 58 or completely absent from the fabrication tool setup.
- variable pitch multi-wafer end effector 48 preferably functions in a manner similar to the embodiment shown in FIG. 3A- 3 C but, in addition, the end effector 48 and a system controller (not shown) are configured and programmed so that more than one wafer 20 can be transferred at a time using the variable pitch end effector 48 between racks having different respective pitches.
- the end effector 48 in the illustrated embodiment is configured to transfer three wafers at a time, while in alternate embodiments the end effector 48 is configured to transfer five wafers at a time.
- the end effector is configured to transfer a number of wafers which is based on both the number of wafers arriving at the system and the capacity of the buffer station and/or the loadlock chamber.
- the robot arm 24 is preferably further programmed to place the variable pitch end effector 48 in its standard pitch position 64 when accessing the FOUP 10 .
- the robot arm 24 is also further programmed to place the variable pitch end effector 48 in its reduced pitch position 64 when the accessing the buffer station 30 .
- the system controller is preferably programmed so that the variable pitch mechanism 68 has already adjusted the relative spacing of the end effector supports 50 to reflect the relative spacing of slots of the respective rack. More preferably, the pitch of the end effector supports 50 is adjusted while the variable pitch end effector is in motion between racks.
- cassette rack, buffer station rack and loadlock rack all support individual wafers by using slots
- alternate embodiments can employ shelves or other suitable wafer support structures which facilitate the desired relative spacing between wafers.
- end effectors 48 are illustrated as underlying wafers (e.g., paddle), the skilled artisan will appreciate that other types of end effectors (e.g., edge grip, Bernoulli wand, etc.) can be employed with a variable pitch mechanism.
- variable pitch mechanism 68 comprises cams 70 and restraining springs 72 .
- the cams 70 are preferably located between the substrate supports 50 , and more preferably, as in the embodiment shown in FIG. 6A and 6B, between rigid members to which the supports 50 are attached.
- the cams 70 are rotated to have a major dimension vertically oriented, overcoming the force of the restraining springs 72 and causing the end effector supports 50 to have standard pitch for accessing a FOUP.
- the cams 70 are rotated to the reduced pitch position 64 with the major dimension horizontally oriented, which allows the retaining springs 72 to push the substrate supports 50 closer together in order that they have reduced pitch (i.e., reduced relative spacing).
- the embodiment shown in FIGS. 6A and 6B has three substrate supports 50 , it should be understood that the number of substrate supports can be less than three or greater than three, depending on the size of the racks to be accessed and the desired efficiencies of the wafer fabrication process.
- variable pitch end effectors and methods described herein are applicable to transfer among a variety of racks having different pitches from one another.
- the adjustable pitch end effector could be used to transfer wafers between a FOUP and a shipping container, the container having a different pitch relative to the FOUP.
- FIG. 8 A preferred method of fabricating integrated circuits is shown in FIG. 8, comprising the docking 100 of a substrate cassette with the front docking ports of a process tool.
- Preferably all of the substrates in the cassette are immediately transferred 110 to a purgeable buffer station. More preferably, all substrates are transferred to the buffer station within about 40 seconds of docking the cassette with the front docking port of the process tool, and most preferably within about 15 seconds.
- the buffer station is closed and purged 120 in order to create an inert environment in which to store the substrates. In this way, the wafers are not subjected to the moisture and oxygen of the clean room environment while waiting for processing, minimizing opportunity for oxidation or other contamination of the substrates.
- a feature of certain preferred embodiments of the present invention is that the facilitation of a quick transfer of a load of wafers arriving at a docking port from the atmosphere in the cassette to an inert environment within the purgeable buffer stations.
- Yet another advantage of certain embodiments of the present invention is the facilitation of the simultaneous transfer of multiple wafers between racks having unequal pitch or spacing relative to one another. These pitch differences enable the use of standard pitch cassettes with both low volume buffer stations and loadlock chambers, which are more easily purged. In addition, preferred embodiments also minimize the exposure of a wafer to contaminating particles.
Abstract
A substrate fabrication system is provided which includes a buffer station located inline between a front docking port and a loadlock chamber, the buffer station being operatively joined with a front handling chamber. Preferred embodiments employ a buffer station having a rack with reduced pitch, or relative spacing between shelves. Additional embodiments provide variable pitch end effectors as part of the disclosed fabrication system.
Description
- This application is a divisional of U.S. application Ser. No. 10/260,821, filed on Sep. 27, 2002.
- The present invention relates generally to semiconductor fabrication, and more particularly to improved wafer handling systems.
- Semiconductor wafers or other such substrates typically arrive at the input of a process tool as a group carried in a wafer carrier and from this input must be transported among the internal stations of a process tool. In furtherance of this task, wafer handling systems facilitate the transfer of wafers from one station to another. During this process, it is very important that the wafer be kept isolated from contamination. The presence of contaminant particles on the surface of a wafer can lead to the formation of defects during the fabrication process. Therefore, the wafers must be moved between isolated interior chambers of a process tool in such away as to minimize contamination of both the wafers themselves and the possibility of the cross contamination of chambers.
- In furtherance of minimizing wafer contamination, it is desirable to minimize the amount of time a wafer is exposed to contaminants. One way to minimize contaminants is to use standardized front opening unified pods (FOUPs).
- Another approach to minimizing wafer exposure to the ambient environment (e.g., clean room) is to use a large capacity loadlock chamber (e.g., 25 wafers) capable of receiving an entire cassette or FOUP of wafers. However, large capacity loadlock chambers pose a number of problems including requiring complex elevator mechanisms, which require an even larger volume. The elevator mechanisms require extra chamber “headroom” in order to have space to raise and lower the load of wafers, allowing access by single wafer robots. Due to the large internal volume of high capacity loadlock chambers, longer purge cycles are necessary to remove potentially wafer damaging agents, such as oxygen and moisture. During these purge cycles, wafer processing is delayed while waiting on the completion of the purging. In systems where two loadlock chambers are employed the footprint of the fabrication tool can also increase substantially. In addition, the use of an elevator mechanism reduces the uptime and system availability, and further increases the risk of particle generation caused by the moving components of the elevator.
- Wafer handling systems typically employ robot arms in order to effectively transfer wafers between stations. On the end of each of these arms, an end effector is configured to gain access to a wafer at a first station, lift the wafer, transport the wafer, gain access to the second station, and then deposit the wafer at the second station.
- The cost of processing semiconductor wafers, always a prime consideration, is often evaluated by the throughput per unit of cost. Another measure of cost is the throughput per area of floor space, wherein it is desirable to reduce the footprint of the apparatus employed. Related to both is the importance of reducing the capital cost of the equipment. In an industry in which the speed of processing is directly related to output, additional handling steps slow down the fabrication line. Therefore, advancements that can improve the competitive edge by either measure are highly desirable.
- In accordance with one aspect of the present invention, a semiconductor processing tool is provided comprising a first substrate handling chamber, a front docking port located on the outside surface of the first substrate chamber, and a robot arm located in the front wafer handling chamber. In addition, a loadlock chamber is joined to the first substrate handling chamber and a buffer station is located between the loadlock chamber and the front docking ports. The buffer station is configured to provide a less contaminated inert internal environment as compared with the internal environment of a cassette docked to the docking port. The buffer station also has a rack configured to have multiple shelves for holding substrates.
- In accordance with one aspect of the present invention, a method of fabricating an integrated circuit is also provided comprising first docking a substrate cassette with a front docking port of a process tool. A substrate is then transferred to a buffer station located between the docking port and a loadlock chamber and the buffer station is then purged. The substrate is then moved from the buffer station to the loadlock chamber.
- Preferred embodiments of the present invention employ a buffer station having a rack with reduced pitch, or relative spacing between shelves, as compared to standard cassettes or FOUPs for the same size of substrate. Thus, the preferred buffer stations have a low volume that can be quickly and efficiently purged to provide a clean, nonoxidizing environment.
- The preferred embodiments offer many advantages. Embodiments employing buffer chambers, which are small and easily purged, serve as quickly accessible and less contaminated chambers to temporarily store wafers during processing. Reduced pitch buffer station racks also enable access to all shelves by a standard robot arm, without the need for a internal elevator mechanism in the buffer stations. Consequently, the absence of the extra movement inherent with an internal elevator decreases the generation of contaminants inside the process tool.
- Certain preferred embodiments employ a variable pitch end effector in order to adjust the relative spacing of the end effector wafer supports. This allows the end effector to simultaneously transfer a plurality of wafers between racks, even though the racks have a different relative spacings between support slots shelves.
- For purposes of summarizing the invention and the advantages achieved over the prior art, certain objects and advantages of the invention have been described herein above. Of course, it is to be understood that not necessarily all such objects or advantages may be achieved in accordance with any particular embodiment of the invention. Thus, for example, those skilled in the art will recognize that the invention may be embodied or carried out in a manner that achieves or optimizes one advantage or group of advantages as taught herein without necessarily achieving other objects or advantages as may be taught or suggested herein.
- All of these embodiments are intended to be within the scope of the invention herein disclosed. These and other embodiments of the present invention will become readily apparent to those skilled in the art from the following detailed description of the preferred embodiments having reference to the attached figures, the invention not being limited to any particular preferred embodiment(s) disclosed.
- FIG. 1 is a schematic plan view showing a section of a semiconductor process tool, constructed in accordance with a preferred embodiment of the present invention.
- FIG. 2A is a schematic top and front perspective view of a cassette rack having standard pitch, or relative spacing between shelves, in accordance with the preferred embodiment, where the FOUP doors are not shown.
- FIG. 2B is a schematic top and front perspective view of a buffer station having a reduced pitch, or relative spacing between shelves, in accordance with the preferred embodiment, where the buffer station doors are not shown.
- FIG. 2C is a schematic top and front perspective view of an embodiment employing a low capacity loadlock chamber having a rack with standard pitch, in accordance with the preferred embodiment, where the FOUP doors are not shown.
- FIG. 3A is a schematic plan view of a process tool, illustrating the position of a robot arm when accessing a cassette rack, relative to a buffer station and a low-capacity loadlock chamber.
- FIG. 3B shows the process tool of FIG. 3A, illustrating the position of the robot arm when accessing the reduced pitch buffer station rack.
- FIG. 3C shows the process tool of FIG. 3A, illustrating the position of the robot arm when accessing the loadlock chamber.
- FIG. 4 is an overhead schematic of a fabrication tool, constructed in accordance with another preferred embodiment of the present invention.
- FIG. 5 shows the cassette rack and the reduced pitch buffer station rack of FIGS. 2A and 2B, respectively, in relation to a variable pitch end effector, constructed in accordance with a preferred embodiment of the invention.
- FIG. 6A shows a variable pitch end effector, employing cams in accordance with one embodiment of the present invention, in a standard pitch position.
- FIG. 6B shows the variable pitch end effector of FIG. 6A in a reduced pitch position.
- FIG. 7A shows a variable pitch end effector employing linear actuators, in accordance with another embodiment, shown in a standard pitch position.
- FIG. 7B shows the variable pitch end effector of FIG. 7A, shown in a reduced pitch position.
- FIG. 8 is a flowchart showing a method of processing wafers employing a cassette, a buffer station, and a loadlock chamber, in accordance with the preferred embodiments.
- Maximizing throughput while limiting both wafer handling and the exposure of a wafer to contamination are paramount goals, which preferred embodiments of the present invention advance. Long wafer handling times greatly limit a process tool's throughput. This limitation on throughput is not the only negative effect of longer wafer handling times, because the majority of the wafers must be left exposed to the ambient environment of the clean room, as compared to the more controlled environment within the process tool, while a batch is transferred. This long exposure can be unacceptable when a wafer must be transferred quickly to protect delicate surface conditions or to prevent growth of an unwanted native oxide layer. Even the intermediate purity levels defined between an enclosed front end interface chamber and a docked front opening unified pod (FOUP) can cause unacceptable particle and oxide formation during such extended exposure.
- One possible approach to minimizing wafer exposure to the clean room atmosphere is to use low capacity (e.g. 1 to 7 wafers) loadlock chambers. A small capacity loadlock chambers has less internal volume and, thus, can be purged much more quickly than a large capacity loadlock chamber. However, the reduced capacity of the loadlock chamber creates additional disadvantages. For instance, if up to 50 wafers (i.e. two full cassettes or FOUPs) arrive at the system at once, then many of the wafers will remain in the clean room or front end interface environment for a significant amount of time while the system processes wafers in small number lots.
- Accordingly, the preferred embodiments employ a low capacity loadlock chamber in conjunction with higher capacity, but low volume purgeable buffer station in order to, among other goals, alleviate the throughput and contamination disadvantages of using low capacity loadlock chambers.
- Preferred buffer stations also employ racks having reduced pitch or spacing between the shelves or slots forming the rack, relative to the standard pitch in a cassette or FOUP designed for the same size substrates. A feature of these reduced pitch racks is that they allow the volume of a buffer station to be reduced in order to allow the station to be more quickly purged. The height of the uppermost slot is thus low enough to be reached within the vertical range of a standard robot. Such a standard robot is commercially available, for example, from Asyst Technologies, Inc. of Fremont, Calif. Such a robot has a vertical range of less than 30.5 cm. Use of such a standard robot and a reduced pitch buffer station rack obviates the use of elevator mechanisms to vertically shift the racks in order to reach all of the rack positions within the robot's vertical or “z” range, and also obviates modifying the robot to have greater vertical reach.
- Although in certain situations using a single wafer end effector is sufficient to transfer wafers among the storage racks of the preferred embodiment (FOUP, buffer station and loadlock racks), in other situations this practice is too slow. With the use of single wafer end effectors the transfer of each wafer requires a complete cycle. A cycle is defined as picking up a wafer from a first station and depositing the wafer in a second station, and then returning to the first station. Therefore, an entire cycle must be completed in order to transfer one wafer, thus requiring 25 cycles to transfer 25 wafers. In modern high input wafer fabrication systems, the total number of cycles required to transfer a large number of wafers can be a significant throughput limiting factor, especially where process times are short and wafer handling is the limiting factor. In an industry in which the speed of processing is directly related to output, the additive effect of these additional handling steps can significantly slow down the fabrication line. For example, if each cycle takes 12 seconds, it could take 300 seconds before the 25th wafer is transferred. Moreover, the wafer remains exposed to the clean room or the FOUP environment in the interim, subject to oxidation.
- Accordingly, a preferred embodiment also employs a multi-wafer transport system that significantly decreases the amount of time required to transport a group of wafers (e.g., a five wafer transfer system would cut the total transfer time of 25 wafer by 80%). Multiple wafer end effectors are described below with respect to FIGS.5-7B.
- Referring now to FIG. 1, an overhead plan view shows a
semiconductor process tool 5 constructed in accordance with a preferred embodiment of the invention. A cassette, particularly aFOUP 10, is located on a front end interface (FEI)loading platform 12, theFOUP 10 being removably docked with dockingport 14. Preferably, theFOUP 10 is a front opening unified pod (FOUP). Interior to theFOUP 10 is acassette rack 16 with individual slots 17 (FIG. 2A), eachslot 17 capable of holding awafer 20. TheFOUP 10 is joined with a first wafer handling chamber which is configured to operate at standard atmospheric pressure, here an atmospheric front end (AFE)chamber 22. TheFOUP 10 is also selectively separated fromchamber 22 byFOUP doors 23. In theAFE chamber 22 is arobot arm 24 having anend effector 26, theend effector 26 comprising one or more substrate supports 28, each capable of holding awafer 20 for transport. In alternate arrangements, the end effector could be a fork, paddle, edge grip, vacuum or Bernoulli wand, among other configurations readily apparent to the skilled artisan. Therobot arm 24 is configured to be capable of accessingwafers 20, which are located on thecassette rack 16 through adocking port 14, in combination with an elevator mechanism (not shown) for raising and loweringFEI loading platform 12. - The
robot arm 24 is further configured to allow access to abuffer station 30. Thebuffer station 30, which is preferably separated from theAFE chamber 22 bybuffer station doors 13, preferably has both pump down and purging capabilities facilitated by apurge valve 34 andgas inlet 36. In one preferred embodiment, thebuffer station 30 has a reduced pitch buffer station rack 38 (FIG. 2B) interior to thebuffer station 30. Thebuffer station rack 38 is formed from slots 18 (FIG. 2B) or shelves, eachslot 18 being capable of holding asingle wafer 20; however, the reduced pitchbuffer station rack 38 has closer relative spacing between theslots 18 as compared with the relative spacing of theslots 17 in thecassette rack 16. - It should also be understood that in other arrangements of the process tool, the position which the buffer station occupies is advantageously used for a completely different function, such as replacing the buffer station with a pre-processing station or a post-processing station, with minimal increase in the size of the tool footprint. For example, the buffer station can be replaced by a pre-clean station, such as an etch station, or a postprocessing station where processes such as annealing or the deposition of other layers, such as a sealing oxide layer, are conducted. In yet other arrangements, the buffer station is capable of being replaced by a metrology tool without the need to substantially change the system configuration.
- A
loadlock chamber 40, preferably a low-capacity loadlock chamber, is also adjoined to theAFE chamber 22, theloadlock chamber 40 being accessed by therobot arm 24 via a gate valve ordoor 42. Theloadlock chamber 40 is located to serve as a selectively closeable passageway between theAFE chamber 22 and a wafer handling chamber (WHC) 44, with a gate valve ordoor 42 on each end of theloadlock chamber 40. In alternate embodiments theload lock 40 can lead directly to a process chamber. Inside theloadlock chamber 40 is a loadlock rack 46 (FIG. 2C). Theloadlock rack 46 is composed of individuals slots 19 (FIG. 2C) or shelves, each capable of holding a single wafer. Thebuffer station 30 is preferably located in a position between theFOUP 10 and theloadlock chamber 40. - FIGS. 2A, 2B, and2C illustrate the differences in the relative spacing of the racks employed in preferred embodiments of the present invention. Note that the figures are not drawn to scale. FIG. 2A shows the
standard FOUP 10 with 25individual slots 17 or shelves, each capable of holding awafer 20. - FIG. 2B shows the
buffer station 30 with thebuffer station rack 38 designed to have 25slots 18, eachslot 18 capable of holding asingle wafer 20. Theslots 18 or shelves forming thebuffer station rack 38 preferably have closer relative spacing than thecassette rack 16 of theFOUP 10. More preferably, the relative spacing of thebuffer station slots 18 is between about 0.5 cm and 0.7 cm. Most preferably, the relative spacing between thebuffer station slots 18 is approximately 0.584 cm. In addition, thebuffer station 30 preferably has a volume of less than about 18.3 liters, more preferably less than about 16.5 liters. It will be understood, however, that certain advantages of the structures and processes discussed herein can be achieved with a buffer station rack with relative spacing equal to the relative spacing of the slots formingcassette rack 16. Preferably, theFOUP 10 holds a maximum capacity of 25wafers 20, while the preferred capacity of thebuffer station 30 is also 25wafers 20, although alternate embodiments can have lower or higher capacities. For example, in alternate embodiments the FOUP has a maximum capacity of 13 wafers, while the buffer station has a corresponding maximum capacity of 13 wafers. Thus, in general, it is preferred that the maximum capacity of the buffer station is selected to equal the maximum capacity of the FOUP from which the wafers are transferred after docking with the process tool. - FIG. 2C shows the
loadlock chamber 40 and itsloadlock rack 46 includingindividual slots 19, eachslot 19 capable of holding asingle wafer 20. Although theloadlock chamber 40 is shown with threeslots 19, greater or lesser capacity can be employed in other arrangements. Preferably, theloadlock rack 46 is designed to hold one to sevenwafers 20, more preferably theloadlock rack 40 is designed to hold two to sixwafers 20. Preferably, theloadlock chamber 40 is a low capacity load loadlock having a volume of less than about 7.325 liters and, more preferably, less than about 9.156 liters. The relative spacing of theslots 19 forming theloadlock rack 46 are preferably designed to operatively correspond with the relative spacing of thecassette rack slots 17 or, in an alternate embodiment, with the reduced pitch bufferstation rack slots 18. In yet other alternate embodiments, the relative spacing of theslots 19 forming theloadlock rack 46 is not set to operatively correspond with either the spacing of thecassette rack slots 17 or the bufferstation rack slots 18, but is rather set at a reduced pitch or spacing relative to both. In addition, although theFOUP 10 is preferably designed to hold a standard FOUP load of 25 wafers, in other embodiment cassettes are designed to hold less than 25 wafers, while in yet other embodiments cassettes are designed to hold more than 25 wafers. - Referring now to FIGS. 3A, 3B, and3C, an overhead plan view of a substrate fabrication tool is shown, further illustrating relative positions of the
robot arm 24 with respect to thecassette rack 16, thebuffer station rack 38, and theloadlock rack 46. Therobot arm 24 is shown in FIG. 3A proximate to thecassette rack 16, while therobot arm 24 shown in FIG. 3B is positioned for accessing thebuffer station rack 38. In FIG. 3C, therobot arm 24 is shown in a position for accessing theloadlock rack 46. Although thecassette rack 16, thebuffer station rack 38, and theloadlock rack 46 are shown with a particular number of slots or shelves, it should be understood that the number of slots or shelves may vary depending upon the particular goals of the system. - With reference still to FIGS.3A-3C, the operation of the embodiments shown in FIG. 1 and FIGS. 2A-2C preferably begins with a
FOUP 10 ofwafers 20 arriving at thedocking port 14 of anAFE chamber 22. Referring to FIG. 3A, arobot arm 24 located inside theAFE chamber 22 preferably moves theend effector 26 through thedocking port 14 and locates theend effector 26 proximate to acassette rack 16 contained within theFOUP 10. Therobot arm 24 then removes thewafer 20 from thecassette rack 16. As shown in FIG. 3B, the robot arm then locates theend effector 26 proximate to thebuffer station 30. Therobot arm 24 then transfers thewafer 20 into thebuffer station rack 38. Preferably this transfer of thewafer 20 from thecassette rack 16 to thebuffer station rack 38 is done immediately upon the docking of theFOUP 10 with thefront docking port 14. Therobot arm 24 similarly unloads eachwafer 20 into a slot 18 (FIG. 2B) of thebuffer station rack 38. Immediately after all of thewafers 20 from theFOUP 10 are unloaded into thebuffer station 30, thedoor 13 separating the buffer station from the atmospheric front end (AFE)chamber 22 is closed in order to minimize contamination. Preferably, once thewafers 20 are in thebuffer station rack 38, thebuffer station 30 is then pumped down and purged to create an inert environment in which to store thewafers 20. In preferred embodiments, after unloading a wafer therobot arm 24 returns to thecassette rack 16 for the number of cycles required to transfer all of thewafers 20 from theFOUP 10 into thebuffer station 30, as described above. In alternate embodiments, the robot may access the loadlock chamber between steps of transferring wafers from the cassette rack to the buffer station rack. - Once the desired number of
wafers 20 have been transferred from thecassette rack 16 to thebuffer station rack 38, therobot arm 24unloads wafers 20 from thebuffer station rack 38 and places thewafers 20 onto theloadlock rack 46, as needed for processing. Preferably,wafers 20 in need of processing are unloaded in theloadlock rack 46 by therobot arm 24, while those wafers which have already been processed are preferably shuttled back to thebuffer station rack 38 on the robot arm's return trip. In one arrangement, processed wafers are stored in a onebuffer station 30, while unprocessed wafers are stored in aseparate buffer station 30 on the other side of theAFE chamber 22. Therobot arm 24 preferably is programmed to continue to cycle between thebuffer station 30 and theloadlock 40 until allwafers 20 are processed, before transferringwafers 20 back to thecassette rack 16. - In alternate embodiments the robot arm and end effector are programmed to transfer a wafer from the loadlock rack and directly return the wafer to a cassette rack. In another embodiment, the buffer station includes an oxygen source (not shown) connected to the gas inlet36 (FIG. 1) in addition to a system controller (not shown) which is programmed to facilitate the growing of an additional layer upon the wafer. In this embodiment, the wafer, after being processed, is transferred from the loadlock to the buffer station for the purpose of growing an additional layer on the wafer, such as an oxide layer which is formed after growing an epitaxial layer. In this case, the oxide can serve as a functional layer (e.g., gate oxide) or as a protective layer to prevent contamination of the epi layer.
- Referring now to FIG. 4, an overhead schematic of a
fabrication tool 52 is shown having twobuffer stations 30. At the input/output region of thefabrication tool 52, a front end interface (FEI)loading platform 12 is located. On thisFEI loading platform 12, twocassettes 10 are located and mated with dualfront docking ports 14 on the front of thefabrication tool 52. Thesefront docking ports 14 lead into anAFE chamber 22 in which anrobot arm 24 is positioned in order to have access to the cassette racks 16 that are contained inside thecassettes 10. Eachcassette rack 16 employs multiple slots 17 (FIG. 2A), each capable of holding anindividual wafer 20. Thecassettes 10 are preferably capable of being sealed off from theAFE chamber 22 by closing theFOUP doors 23. The illustratedtool 52 also includes twobuffer stations 30 and twoload lock chambers 40. Therobot arm 24 is configured to effectively access each of the buffer stations racks 38 and theloadlock rack 46, thebuffer stations 30 being located between thecassettes 10 and theloadlock chambers 40. - Each
buffer station 30 contains abuffer station rack 38, preferably with a low pitch relative to standard cassettes for the same size wafers, as described with respect to the previous embodiment. Preferably, eachbuffer station 30 also employs apurge valve 34 andgas inlet 36 for purging and pumping down the interior of thebuffer station 30. Similarly, thebuffer stations 30 preferably also possessdoors 13 which allow the chamber to be selectively sealed from theAFE chamber 22. - Inside each of the
loadlock chambers 40 is aloadlock rack 46, preferably a low capacity loadlock rack. Behind the loadlock chambers is a wafer handling chamber (WHC) 44, in which aWHC robot 56 is positioned to have effective access to both theloadlock chambers 40 and the interior of a plurality ofindividual process chambers 58. Theloadlock chambers 40 and theprocess chambers 58 are also preferably selectively sealable from theWHC chamber 44 through the use ofgate valves 60. In preferred embodiments, aclean room wall 62 defines a “gray room” environment to which wafers are not exposed while thecassettes 10 are located on the clean room side of thewall 62, which is cleaner. In an alternate embodiment, theclean room wall 62 may be placed closer to theprocess chambers 58 or completely absent from the fabrication tool setup. - Referring now to FIG. 5, a
robot arm 24 is shown having a variable pitchmulti-wafer end effector 48. The variablepitch end effector 48 has individual end effector supports 50, each capable of holding anindividual wafer 20. Thecassette rack 16 and the reduced pitchbuffer station rack 38 are shown side-by-side in order to compare the relative spacing of the individual shelves or slots forming the respective racks. In addition, therobot arm 24 is shown in a reducedpitch position 64 and in astandard pitch position 66 relative to the respective racks. In the end effector'sstandard pitch position 66, the relative spacing of the end effector substrate supports 50 is adjusted by avariable pitch mechanism 68 to operatively correspond with the relative spacing of theslots 17 of the standard cassette (FOUP)rack 16. In addition, the relative spacing of the variable pitch end effector supports 50 in the end effector's reducedpitch position 64 is selected to facilitate the unloading and loading ofwafers 20 to and from theslots 18 forming the reduced pitchbuffer station rack 38. - In operation, the variable pitch
multi-wafer end effector 48 preferably functions in a manner similar to the embodiment shown in FIG. 3A-3C but, in addition, theend effector 48 and a system controller (not shown) are configured and programmed so that more than onewafer 20 can be transferred at a time using the variablepitch end effector 48 between racks having different respective pitches. For example, theend effector 48 in the illustrated embodiment is configured to transfer three wafers at a time, while in alternate embodiments theend effector 48 is configured to transfer five wafers at a time. In yet other embodiments, the end effector is configured to transfer a number of wafers which is based on both the number of wafers arriving at the system and the capacity of the buffer station and/or the loadlock chamber. - Referring again to FIG. 5, in embodiments employing a variable pitch
multi-wafer end effector 48, therobot arm 24 is preferably further programmed to place the variablepitch end effector 48 in itsstandard pitch position 64 when accessing theFOUP 10. Preferably, therobot arm 24 is also further programmed to place the variablepitch end effector 48 in its reducedpitch position 64 when the accessing thebuffer station 30. In addition, when the variablepitch end effector 48 is proximate to either rack, the system controller is preferably programmed so that thevariable pitch mechanism 68 has already adjusted the relative spacing of the end effector supports 50 to reflect the relative spacing of slots of the respective rack. More preferably, the pitch of the end effector supports 50 is adjusted while the variable pitch end effector is in motion between racks. - Although in preferred embodiments the cassette rack, buffer station rack and loadlock rack all support individual wafers by using slots, it should be understood that alternate embodiments can employ shelves or other suitable wafer support structures which facilitate the desired relative spacing between wafers. Also, though
end effectors 48 are illustrated as underlying wafers (e.g., paddle), the skilled artisan will appreciate that other types of end effectors (e.g., edge grip, Bernoulli wand, etc.) can be employed with a variable pitch mechanism. - With reference to FIGS. 6A and 6B, an embodiment of the variable pitch end effector is shown in which the
variable pitch mechanism 68 comprisescams 70 and restraining springs 72. Thecams 70 are preferably located between the substrate supports 50, and more preferably, as in the embodiment shown in FIG. 6A and 6B, between rigid members to which thesupports 50 are attached. In the standard pitch position 66 (FIG. 6A), thecams 70 are rotated to have a major dimension vertically oriented, overcoming the force of the restraining springs 72 and causing the end effector supports 50 to have standard pitch for accessing a FOUP. In FIG. 6B, thecams 70 are rotated to the reducedpitch position 64 with the major dimension horizontally oriented, which allows the retaining springs 72 to push the substrate supports 50 closer together in order that they have reduced pitch (i.e., reduced relative spacing). Although the embodiment shown in FIGS. 6A and 6B has three substrate supports 50, it should be understood that the number of substrate supports can be less than three or greater than three, depending on the size of the racks to be accessed and the desired efficiencies of the wafer fabrication process. - Referring now to FIGS. 7A and 7B, an alternate method of effecting variable pitch in a variable pitch end effector is shown. In FIG. 7A,
linear actuators 74 are shown in thestandard pitch position 66. In preferred embodiments, thelinear actuators 74 are pneumatic, while in alternate embodiments the linear actuators are electric. The force exerted by thelinear actuators 74 is counter-balanced by restrainingsprings 72 so that, when thelinear actuators 74 are retracted into the reduced pitch position 64 (FIG. 7B), the restraining springs 72 reduce the relative spacing of thesupports 50. Although the embodiment shown in FIGS. 7A and 7B has three substrate supports 50, it should be understood that the number of substrate supports can be less than three or greater than three, depending on the size of the racks to be accessed and the desired efficiencies of the wafer fabrication process. - Note that while illustrated and discussed in conjunction with the buffer station having a reduced pitch relative to a FOUP, the skilled artisan will readily appreciate that the variable pitch end effectors and methods described herein are applicable to transfer among a variety of racks having different pitches from one another. For example, the adjustable pitch end effector could be used to transfer wafers between a FOUP and a shipping container, the container having a different pitch relative to the FOUP.
- A preferred method of fabricating integrated circuits is shown in FIG. 8, comprising the
docking 100 of a substrate cassette with the front docking ports of a process tool. Preferably all of the substrates in the cassette are immediately transferred 110 to a purgeable buffer station. More preferably, all substrates are transferred to the buffer station within about 40 seconds of docking the cassette with the front docking port of the process tool, and most preferably within about 15 seconds. Next, the buffer station is closed and purged 120 in order to create an inert environment in which to store the substrates. In this way, the wafers are not subjected to the moisture and oxygen of the clean room environment while waiting for processing, minimizing opportunity for oxidation or other contamination of the substrates. One or more of the substrates is then transferred 130 from the buffer station to a loadlock chamber by a robot arm preferably after the entire cassette rack has been unloaded into the buffer station rack. Preferably, multiple wafers are simultaneously transferred. The substrate(s) is (are) then transferred 140 from the loadlock chamber to a process chamber of a process tool. - A feature of certain preferred embodiments of the present invention is that the facilitation of a quick transfer of a load of wafers arriving at a docking port from the atmosphere in the cassette to an inert environment within the purgeable buffer stations.
- Another feature of certain preferred embodiments of the present invention is the use of reduced pitch buffer racks which enable buffer stations to have smaller volumes, thus enabling faster purging of the interior of the buffer station subsequent to a load of wafers arriving. This feature increases throughput and minimizes the level of contamination to which individual wafers are subjected.
- Yet another advantage of certain embodiments of the present invention is the facilitation of the simultaneous transfer of multiple wafers between racks having unequal pitch or spacing relative to one another. These pitch differences enable the use of standard pitch cassettes with both low volume buffer stations and loadlock chambers, which are more easily purged. In addition, preferred embodiments also minimize the exposure of a wafer to contaminating particles.
- An additional feature of certain embodiments of the present invention is the use of reduced pitch buffer station racks in order to facilitate a robot arm accessing the entire reduced pitch buffer station rack through the use of the robot arm's z-motion alone without necessitating an internal elevator mechanism and the added complexity and potential contamination caused by elevator mechanisms.
- Although this invention has been disclosed in the context of certain preferred embodiments and examples, it will be understood by those skilled in the art that the present invention extends beyond the specifically disclosed embodiments to other alternative embodiments and/or uses of the invention and obvious modifications thereof. Thus, it is intended that the scope of the present invention herein disclosed should not be limited by the particular disclosed embodiments described above, but should be determined only by a fair reading of the claims that follow.
Claims (23)
1. A semiconductor processing tool comprising:
a first substrate handling chamber;
a front docking port located on the outside surface of the first substrate chamber;
a robot arm located in the front wafer handling chamber;
a loadlock chamber joined to the first substrate handling chamber; and
a buffer station located between the loadlock chamber and the front docking ports, the buffer station being configured to provide a less contaminated inert internal environment as compared with the internal environment of a cassette docked to the docking port, the buffer station having a rack configured to have multiple shelves for holding substrates.
2. The semiconductor processing tool according to claim 1 , wherein the rack is configured to support a plurality of 300 mm silicon wafers.
3. The semiconductor processing tool according to claim 1 , further comprising a rear substrate handling chamber, where the loadlock chamber is located between the first substrate handling chamber and the rear substrate handling chamber.
4. The semiconductor processing tool according to claim 1 , wherein the buffer station is further configured to create an inert environment which is selectively isolated from the first substrate handling chamber.
5. The semiconductor processing tool according to claim 4 , wherein the buffer station is further configured to be selectively purged.
6. The semiconductor processing tool according to claim 4 , wherein the buffer station rack is configured to allow the robot arm to be capable of accessing the entire buffer station rack through the use of a z-motion of the robot arm.
7. The semiconductor processing tool according to claim 1 , wherein the buffer station is configured to have a internal volume less than or equal to about 18.3 liters.
8. The semiconductor processing tool according to claim 7 , wherein the buffer station rack is configured to support twenty-five 300 mm silicon wafers.
9. The semiconductor processing tool according to claim 1 , wherein the loadlock chamber is configured to have a internal volume less than or equal to about 9.156 liters.
10. The semiconductor processing tool according to claim 1 , wherein the shelves of the buffer station rack have a reduced pitch relative to a front opening unified pod (FOUP) for the same size substrates.
11. The semiconductor processing tool according to claim 1 , wherein the robot arm is configured to employ a variable pitch end effector having multiple end effector shelves.
12. The semiconductor processing tool according to claim 1 , wherein the first substrate handling chamber is configured to operate at atmospheric pressure.
13. The semiconductor processing tool according to claim 1 , wherein the first substrate handling chamber is configured to operate at reduced pressure.
14. A semiconductor processing tool comprising:
a substrate handling chamber;
a front docking port located on an outside surface of the substrate handling chamber, the port being capable of mating with a cassette;
a cassette rack internal to the docked cassette;
a purgeable buffer station joined with the substrate handling chamber, the buffer station being located in position downstream of the front docking port; and
a buffer station rack within the buffer station being configured to have multiple slots for holding substrates.
15. The semiconductor processing tool according to claim 14 , further comprising a loadlock chamber joined with the substrate handling chamber, the loadlock chamber having a loadlock rack with a substrate capacity of less than one third of a substrate capacity of the cassette.
16. The semiconductor processing tool according to claim 15 , further comprising a rear substrate handling chamber where the loadlock chamber is located between the substrate handling chamber and the rear substrate handling chamber.
17. The semiconductor processing tool according to claim 15 , wherein the substrate capacity of the loadlock chamber is 1 to 7 substrates.
18. The semiconductor processing tool according to claim 15 , wherein the loadlock rack is configured to support a plurality of 300 mm silicon wafers.
19. The semiconductor processing tool according to claim 14 , wherein the substrate handling chamber is configured to operate at standard atmospheric pressure.
20. The semiconductor processing tool according to claim 14 , wherein the substrate handling chamber is configured to operate at reduced pressure.
21. The semiconductor processing tool according to claim 14 , wherein the buffer station rack has a reduced relative spacing between the rack slots as compared with a relative spacing between slots of the cassette.
22. The semiconductor processing tool according to claim 14 , wherein the buffer station rack is a reduced pitch rack configured to allow a robot arm to be capable of accessing the entire buffer station rack through the use of a robot arm's z-motion.
23. The semiconductor processing tool according to claim 14 , further comprising a robot arm configured to have a variable pitch end effector designed to transfer multiple substrates from the cassette rack to the buffer station rack, the cassette rack having unequal slot pitch relative to the buffer station rack.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/665,693 US20040062627A1 (en) | 2002-09-27 | 2003-09-17 | System for the improved handling of wafers within a process tool |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/260,821 US6696367B1 (en) | 2002-09-27 | 2002-09-27 | System for the improved handling of wafers within a process tool |
US10/665,693 US20040062627A1 (en) | 2002-09-27 | 2003-09-17 | System for the improved handling of wafers within a process tool |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/260,821 Division US6696367B1 (en) | 2002-09-27 | 2002-09-27 | System for the improved handling of wafers within a process tool |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040062627A1 true US20040062627A1 (en) | 2004-04-01 |
Family
ID=31495466
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/260,821 Expired - Lifetime US6696367B1 (en) | 2002-09-27 | 2002-09-27 | System for the improved handling of wafers within a process tool |
US10/665,693 Abandoned US20040062627A1 (en) | 2002-09-27 | 2003-09-17 | System for the improved handling of wafers within a process tool |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/260,821 Expired - Lifetime US6696367B1 (en) | 2002-09-27 | 2002-09-27 | System for the improved handling of wafers within a process tool |
Country Status (2)
Country | Link |
---|---|
US (2) | US6696367B1 (en) |
WO (1) | WO2004030048A1 (en) |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070059130A1 (en) * | 2005-08-18 | 2007-03-15 | Flitsch Frederick A | Method and apparatus to support a cleanspace fabricator |
US20080131237A1 (en) * | 2003-11-10 | 2008-06-05 | Van Der Meulen Peter | Batch Wafer Alignment |
US20080260500A1 (en) * | 2007-02-27 | 2008-10-23 | Meulen Peter Van Der | Batch substrate handling |
US20090196715A1 (en) * | 2008-02-05 | 2009-08-06 | Dynamic Micro Systems, Semiconductor Equipment Gmbh | Automatic handling buffer for bare stocker |
US20100008748A1 (en) * | 2008-07-11 | 2010-01-14 | Erwan Godot | Apparatus for loading and unloading semiconductor substrate platelets |
US20100236718A1 (en) * | 2009-03-17 | 2010-09-23 | Tokyo Electron Limited | Substrate processing apparatus |
US20100268364A1 (en) * | 2009-04-20 | 2010-10-21 | Tokyo Electron Limited | Substrate receiving method and controller |
JP2012199303A (en) * | 2011-03-18 | 2012-10-18 | Dainippon Screen Mfg Co Ltd | Substrate transfer device |
US9059227B2 (en) | 2005-06-18 | 2015-06-16 | Futrfab, Inc. | Methods and apparatus for vertically orienting substrate processing tools in a clean space |
US9263309B2 (en) | 2005-06-18 | 2016-02-16 | Futrfab, Inc. | Method and apparatus for an automated tool handling system for a multilevel cleanspace fabricator |
US9457442B2 (en) | 2005-06-18 | 2016-10-04 | Futrfab, Inc. | Method and apparatus to support process tool modules in a cleanspace fabricator |
US20170032994A1 (en) * | 2015-07-27 | 2017-02-02 | Tokyo Electron Limited | Substrate storing method and substrate processing apparatus |
TWI612612B (en) * | 2016-12-02 | 2018-01-21 | Hitachi Int Electric Inc | Substrate processing apparatus, manufacturing method of semiconductor device, and program |
TWI629713B (en) * | 2015-11-17 | 2018-07-11 | 尤金科技有限公司 | Substrate processing apparatus and substrate processing method using the same |
US10086511B2 (en) | 2003-11-10 | 2018-10-02 | Brooks Automation, Inc. | Semiconductor manufacturing systems |
US10627809B2 (en) | 2005-06-18 | 2020-04-21 | Frederick A. Flitsch | Multilevel fabricators |
US10651063B2 (en) | 2005-06-18 | 2020-05-12 | Frederick A. Flitsch | Methods of prototyping and manufacturing with cleanspace fabricators |
US11024527B2 (en) | 2005-06-18 | 2021-06-01 | Frederick A. Flitsch | Methods and apparatus for novel fabricators with Cleanspace |
Families Citing this family (273)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0936198A (en) * | 1995-07-19 | 1997-02-07 | Hitachi Ltd | Vacuum processor and semiconductor production line using the processor |
US7320789B2 (en) | 2001-09-26 | 2008-01-22 | Wyeth | Antibody inhibitors of GDF-8 and uses thereof |
US6913654B2 (en) * | 2003-06-02 | 2005-07-05 | Mykrolis Corporation | Method for the removal of airborne molecular contaminants using water gas mixtures |
TWI290901B (en) * | 2003-06-23 | 2007-12-11 | Au Optronics Corp | Warehousing conveyor system |
US7203563B2 (en) * | 2004-04-08 | 2007-04-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Automatic N2 purge system for 300 mm full automation fab |
WO2006004718A1 (en) * | 2004-06-28 | 2006-01-12 | Brooks Automation, Inc. | Non productive wafer buffer module for substrate processing apparatus |
US6949007B1 (en) * | 2004-08-31 | 2005-09-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | System and method for multi-stage process control in film removal |
US7314808B2 (en) * | 2004-12-23 | 2008-01-01 | Applied Materials, Inc. | Method for sequencing substrates |
US20060154385A1 (en) * | 2005-01-07 | 2006-07-13 | Ravinder Aggarwal | Fabrication pathway integrated metrology device |
US7467916B2 (en) * | 2005-03-08 | 2008-12-23 | Asm Japan K.K. | Semiconductor-manufacturing apparatus equipped with cooling stage and semiconductor-manufacturing method using same |
JP2007005582A (en) * | 2005-06-24 | 2007-01-11 | Asm Japan Kk | Substrate transfer apparatus and semiconductor substrate manufacturing apparatus mounted with the same |
US20090272461A1 (en) * | 2005-08-03 | 2009-11-05 | Alvarez Jr Daniel | Transfer container |
US20070144118A1 (en) * | 2005-12-22 | 2007-06-28 | Alvarez Daniel Jr | Purging of a wafer conveyance container |
US20070209593A1 (en) * | 2006-03-07 | 2007-09-13 | Ravinder Aggarwal | Semiconductor wafer cooling device |
US7695232B2 (en) * | 2006-06-15 | 2010-04-13 | Applied Materials, Inc. | Multi-level load lock chamber, transfer chamber, and robot suitable for interfacing with same |
JP2008172062A (en) * | 2007-01-12 | 2008-07-24 | Murata Mach Ltd | Article feeding apparatus |
DE102007060104A1 (en) * | 2007-12-13 | 2009-06-18 | Eisenmann Anlagenbau Gmbh & Co. Kg | Device for drying objects, in particular painted vehicle bodies |
US8341593B2 (en) * | 2008-10-23 | 2012-12-25 | Sap Ag | Integrated development framework for composite applications |
US9394608B2 (en) | 2009-04-06 | 2016-07-19 | Asm America, Inc. | Semiconductor processing reactor and components thereof |
US8802201B2 (en) | 2009-08-14 | 2014-08-12 | Asm America, Inc. | Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species |
DE102010019776B4 (en) * | 2010-05-07 | 2015-07-02 | Thermo Electron Led Gmbh | Climate cabinet with several input and output stations |
US9312155B2 (en) | 2011-06-06 | 2016-04-12 | Asm Japan K.K. | High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules |
US10854498B2 (en) | 2011-07-15 | 2020-12-01 | Asm Ip Holding B.V. | Wafer-supporting device and method for producing same |
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
KR101271246B1 (en) * | 2011-08-02 | 2013-06-07 | 주식회사 유진테크 | Equipment for manufacturing semiconductor |
US9017481B1 (en) | 2011-10-28 | 2015-04-28 | Asm America, Inc. | Process feed management for semiconductor substrate processing |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US10683571B2 (en) | 2014-02-25 | 2020-06-16 | Asm Ip Holding B.V. | Gas supply manifold and method of supplying gases to chamber using same |
US10167557B2 (en) | 2014-03-18 | 2019-01-01 | Asm Ip Holding B.V. | Gas distribution system, reactor including the system, and methods of using the same |
US11015245B2 (en) | 2014-03-19 | 2021-05-25 | Asm Ip Holding B.V. | Gas-phase reactor and system having exhaust plenum and components thereof |
US10858737B2 (en) | 2014-07-28 | 2020-12-08 | Asm Ip Holding B.V. | Showerhead assembly and components thereof |
CN105448771B (en) * | 2014-07-31 | 2018-07-06 | 北京北方华创微电子装备有限公司 | The semiconductor technology method and system of flexible configuration register |
US9890456B2 (en) | 2014-08-21 | 2018-02-13 | Asm Ip Holding B.V. | Method and system for in situ formation of gas-phase compounds |
US9657845B2 (en) | 2014-10-07 | 2017-05-23 | Asm Ip Holding B.V. | Variable conductance gas distribution apparatus and method |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10600673B2 (en) | 2015-07-07 | 2020-03-24 | Asm Ip Holding B.V. | Magnetic susceptor to baseplate seal |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10865475B2 (en) | 2016-04-21 | 2020-12-15 | Asm Ip Holding B.V. | Deposition of metal borides and silicides |
US10190213B2 (en) | 2016-04-21 | 2019-01-29 | Asm Ip Holding B.V. | Deposition of metal borides |
US10367080B2 (en) | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
US10032628B2 (en) | 2016-05-02 | 2018-07-24 | Asm Ip Holding B.V. | Source/drain performance through conformal solid state doping |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US10714385B2 (en) | 2016-07-19 | 2020-07-14 | Asm Ip Holding B.V. | Selective deposition of tungsten |
KR102532607B1 (en) | 2016-07-28 | 2023-05-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and method of operating the same |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10643826B2 (en) | 2016-10-26 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for thermally calibrating reaction chambers |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10229833B2 (en) | 2016-11-01 | 2019-03-12 | Asm Ip Holding B.V. | Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10643904B2 (en) | 2016-11-01 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for forming a semiconductor device and related semiconductor device structures |
US10134757B2 (en) | 2016-11-07 | 2018-11-20 | Asm Ip Holding B.V. | Method of processing a substrate and a device manufactured by using the method |
KR102546317B1 (en) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Gas supply unit and substrate processing apparatus including the same |
KR20180068582A (en) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
KR20180070971A (en) | 2016-12-19 | 2018-06-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10867788B2 (en) | 2016-12-28 | 2020-12-15 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US11390950B2 (en) | 2017-01-10 | 2022-07-19 | Asm Ip Holding B.V. | Reactor system and method to reduce residue buildup during a film deposition process |
US10655221B2 (en) | 2017-02-09 | 2020-05-19 | Asm Ip Holding B.V. | Method for depositing oxide film by thermal ALD and PEALD |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10529563B2 (en) | 2017-03-29 | 2020-01-07 | Asm Ip Holdings B.V. | Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures |
USD876504S1 (en) | 2017-04-03 | 2020-02-25 | Asm Ip Holding B.V. | Exhaust flow control ring for semiconductor deposition apparatus |
KR102457289B1 (en) | 2017-04-25 | 2022-10-21 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10892156B2 (en) | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
US10685834B2 (en) | 2017-07-05 | 2020-06-16 | Asm Ip Holdings B.V. | Methods for forming a silicon germanium tin layer and related semiconductor device structures |
KR20190009245A (en) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a semiconductor device structure and related semiconductor device structures |
US11018002B2 (en) | 2017-07-19 | 2021-05-25 | Asm Ip Holding B.V. | Method for selectively depositing a Group IV semiconductor and related semiconductor device structures |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US10541333B2 (en) | 2017-07-19 | 2020-01-21 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US11139191B2 (en) | 2017-08-09 | 2021-10-05 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US10249524B2 (en) | 2017-08-09 | 2019-04-02 | Asm Ip Holding B.V. | Cassette holder assembly for a substrate cassette and holding member for use in such assembly |
USD900036S1 (en) | 2017-08-24 | 2020-10-27 | Asm Ip Holding B.V. | Heater electrical connector and adapter |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
US11056344B2 (en) | 2017-08-30 | 2021-07-06 | Asm Ip Holding B.V. | Layer forming method |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
KR102491945B1 (en) | 2017-08-30 | 2023-01-26 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR102630301B1 (en) | 2017-09-21 | 2024-01-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same |
US10844484B2 (en) | 2017-09-22 | 2020-11-24 | Asm Ip Holding B.V. | Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
US10403504B2 (en) | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10319588B2 (en) | 2017-10-10 | 2019-06-11 | Asm Ip Holding B.V. | Method for depositing a metal chalcogenide on a substrate by cyclical deposition |
US10923344B2 (en) | 2017-10-30 | 2021-02-16 | Asm Ip Holding B.V. | Methods for forming a semiconductor structure and related semiconductor structures |
US10910262B2 (en) | 2017-11-16 | 2021-02-02 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
KR102443047B1 (en) | 2017-11-16 | 2022-09-14 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US11022879B2 (en) | 2017-11-24 | 2021-06-01 | Asm Ip Holding B.V. | Method of forming an enhanced unexposed photoresist layer |
CN111316417B (en) | 2017-11-27 | 2023-12-22 | 阿斯莫Ip控股公司 | Storage device for storing wafer cassettes for use with batch ovens |
JP7206265B2 (en) | 2017-11-27 | 2023-01-17 | エーエスエム アイピー ホールディング ビー.ブイ. | Equipment with a clean mini-environment |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
TW202325889A (en) | 2018-01-19 | 2023-07-01 | 荷蘭商Asm 智慧財產控股公司 | Deposition method |
CN111630203A (en) | 2018-01-19 | 2020-09-04 | Asm Ip私人控股有限公司 | Method for depositing gap filling layer by plasma auxiliary deposition |
USD903477S1 (en) | 2018-01-24 | 2020-12-01 | Asm Ip Holdings B.V. | Metal clamp |
US11018047B2 (en) | 2018-01-25 | 2021-05-25 | Asm Ip Holding B.V. | Hybrid lift pin |
USD880437S1 (en) | 2018-02-01 | 2020-04-07 | Asm Ip Holding B.V. | Gas supply plate for semiconductor manufacturing apparatus |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
WO2019158960A1 (en) | 2018-02-14 | 2019-08-22 | Asm Ip Holding B.V. | A method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
US10731249B2 (en) | 2018-02-15 | 2020-08-04 | Asm Ip Holding B.V. | Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus |
KR102636427B1 (en) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method and apparatus |
US10658181B2 (en) | 2018-02-20 | 2020-05-19 | Asm Ip Holding B.V. | Method of spacer-defined direct patterning in semiconductor fabrication |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
US11114283B2 (en) | 2018-03-16 | 2021-09-07 | Asm Ip Holding B.V. | Reactor, system including the reactor, and methods of manufacturing and using same |
KR102646467B1 (en) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electrode on a substrate and a semiconductor device structure including an electrode |
US11088002B2 (en) | 2018-03-29 | 2021-08-10 | Asm Ip Holding B.V. | Substrate rack and a substrate processing system and method |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102501472B1 (en) | 2018-03-30 | 2023-02-20 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method |
WO2019212651A1 (en) * | 2018-05-03 | 2019-11-07 | Applied Materials, Inc | Substrate tilt control in high speed rotary sorter |
KR20190128558A (en) | 2018-05-08 | 2019-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures |
TW202349473A (en) | 2018-05-11 | 2023-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures |
KR102596988B1 (en) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
TW202013553A (en) | 2018-06-04 | 2020-04-01 | 荷蘭商Asm 智慧財產控股公司 | Wafer handling chamber with moisture reduction |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
KR102568797B1 (en) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing system |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
WO2020003000A1 (en) | 2018-06-27 | 2020-01-02 | Asm Ip Holding B.V. | Cyclic deposition methods for forming metal-containing material and films and structures including the metal-containing material |
CN112292478A (en) | 2018-06-27 | 2021-01-29 | Asm Ip私人控股有限公司 | Cyclic deposition methods for forming metal-containing materials and films and structures containing metal-containing materials |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
KR20200002519A (en) | 2018-06-29 | 2020-01-08 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10767789B2 (en) | 2018-07-16 | 2020-09-08 | Asm Ip Holding B.V. | Diaphragm valves, valve components, and methods for forming valve components |
US11053591B2 (en) | 2018-08-06 | 2021-07-06 | Asm Ip Holding B.V. | Multi-port gas injection system and reactor system including same |
US10883175B2 (en) | 2018-08-09 | 2021-01-05 | Asm Ip Holding B.V. | Vertical furnace for processing substrates and a liner for use therein |
US10829852B2 (en) | 2018-08-16 | 2020-11-10 | Asm Ip Holding B.V. | Gas distribution device for a wafer processing apparatus |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR20200030162A (en) | 2018-09-11 | 2020-03-20 | 에이에스엠 아이피 홀딩 비.브이. | Method for deposition of a thin film |
US11049751B2 (en) | 2018-09-14 | 2021-06-29 | Asm Ip Holding B.V. | Cassette supply system to store and handle cassettes and processing apparatus equipped therewith |
CN110970344A (en) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (en) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same |
US10847365B2 (en) | 2018-10-11 | 2020-11-24 | Asm Ip Holding B.V. | Method of forming conformal silicon carbide film by cyclic CVD |
US10811256B2 (en) | 2018-10-16 | 2020-10-20 | Asm Ip Holding B.V. | Method for etching a carbon-containing feature |
KR102605121B1 (en) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
KR102546322B1 (en) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
USD948463S1 (en) | 2018-10-24 | 2022-04-12 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate supporting apparatus |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (en) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and substrate processing apparatus including the same |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US11031242B2 (en) | 2018-11-07 | 2021-06-08 | Asm Ip Holding B.V. | Methods for depositing a boron doped silicon germanium film |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US10847366B2 (en) | 2018-11-16 | 2020-11-24 | Asm Ip Holding B.V. | Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process |
US10559458B1 (en) | 2018-11-26 | 2020-02-11 | Asm Ip Holding B.V. | Method of forming oxynitride film |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
KR102636428B1 (en) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | A method for cleaning a substrate processing apparatus |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
TW202037745A (en) | 2018-12-14 | 2020-10-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming device structure, structure formed by the method and system for performing the method |
TWI819180B (en) | 2019-01-17 | 2023-10-21 | 荷蘭商Asm 智慧財產控股公司 | Methods of forming a transition metal containing film on a substrate by a cyclical deposition process |
KR20200091543A (en) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor processing device |
CN111524788B (en) | 2019-02-01 | 2023-11-24 | Asm Ip私人控股有限公司 | Method for topologically selective film formation of silicon oxide |
US11482533B2 (en) | 2019-02-20 | 2022-10-25 | Asm Ip Holding B.V. | Apparatus and methods for plug fill deposition in 3-D NAND applications |
KR102626263B1 (en) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | Cyclical deposition method including treatment step and apparatus for same |
JP2020136678A (en) | 2019-02-20 | 2020-08-31 | エーエスエム・アイピー・ホールディング・ベー・フェー | Method for filing concave part formed inside front surface of base material, and device |
TW202104632A (en) | 2019-02-20 | 2021-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Cyclical deposition method and apparatus for filling a recess formed within a substrate surface |
TW202100794A (en) | 2019-02-22 | 2021-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing apparatus and method for processing substrate |
KR20200108242A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer |
KR20200108243A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Structure Including SiOC Layer and Method of Forming Same |
US11742198B2 (en) | 2019-03-08 | 2023-08-29 | Asm Ip Holding B.V. | Structure including SiOCN layer and method of forming same |
JP2020167398A (en) | 2019-03-28 | 2020-10-08 | エーエスエム・アイピー・ホールディング・ベー・フェー | Door opener and substrate processing apparatus provided therewith |
KR20200116855A (en) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | Method of manufacturing semiconductor device |
KR20200123380A (en) | 2019-04-19 | 2020-10-29 | 에이에스엠 아이피 홀딩 비.브이. | Layer forming method and apparatus |
KR20200125453A (en) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Gas-phase reactor system and method of using same |
KR20200130121A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Chemical source vessel with dip tube |
KR20200130118A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for Reforming Amorphous Carbon Polymer Film |
KR20200130652A (en) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing material onto a surface and structure formed according to the method |
JP2020188255A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD935572S1 (en) | 2019-05-24 | 2021-11-09 | Asm Ip Holding B.V. | Gas channel plate |
USD922229S1 (en) | 2019-06-05 | 2021-06-15 | Asm Ip Holding B.V. | Device for controlling a temperature of a gas supply unit |
KR20200141002A (en) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of using a gas-phase reactor system including analyzing exhausted gas |
KR20200143254A (en) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
USD931978S1 (en) | 2019-06-27 | 2021-09-28 | Asm Ip Holding B.V. | Showerhead vacuum transport |
KR20210005515A (en) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | Temperature control assembly for substrate processing apparatus and method of using same |
JP2021015791A (en) | 2019-07-09 | 2021-02-12 | エーエスエム アイピー ホールディング ビー.ブイ. | Plasma device and substrate processing method using coaxial waveguide |
CN112216646A (en) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | Substrate supporting assembly and substrate processing device comprising same |
KR20210010307A (en) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210010816A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Radical assist ignition plasma system and method |
KR20210010820A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods of forming silicon germanium structures |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
TW202121506A (en) | 2019-07-19 | 2021-06-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming topology-controlled amorphous carbon polymer film |
CN112309843A (en) | 2019-07-29 | 2021-02-02 | Asm Ip私人控股有限公司 | Selective deposition method for achieving high dopant doping |
CN112309900A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112309899A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
CN112323048B (en) | 2019-08-05 | 2024-02-09 | Asm Ip私人控股有限公司 | Liquid level sensor for chemical source container |
KR20210021266A (en) * | 2019-08-14 | 2021-02-25 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and method to process wafers |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
JP2021031769A (en) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | Production apparatus of mixed gas of film deposition raw material and film deposition apparatus |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD930782S1 (en) | 2019-08-22 | 2021-09-14 | Asm Ip Holding B.V. | Gas distributor |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
KR20210024423A (en) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for forming a structure with a hole |
KR20210024420A (en) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210029090A (en) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selective deposition using a sacrificial capping layer |
KR20210029663A (en) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (en) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process |
TW202129060A (en) | 2019-10-08 | 2021-08-01 | 荷蘭商Asm Ip控股公司 | Substrate processing device, and substrate processing method |
TW202115273A (en) | 2019-10-10 | 2021-04-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming a photoresist underlayer and structure including same |
KR20210045930A (en) | 2019-10-16 | 2021-04-27 | 에이에스엠 아이피 홀딩 비.브이. | Method of Topology-Selective Film Formation of Silicon Oxide |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (en) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for selectively etching films |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (en) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | Structures with doped semiconductor layers and methods and systems for forming same |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (en) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure |
KR20210065848A (en) | 2019-11-26 | 2021-06-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selectivley forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112951697A (en) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885693A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885692A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
JP2021090042A (en) | 2019-12-02 | 2021-06-10 | エーエスエム アイピー ホールディング ビー.ブイ. | Substrate processing apparatus and substrate processing method |
KR20210070898A (en) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210078405A (en) | 2019-12-17 | 2021-06-28 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming vanadium nitride layer and structure including the vanadium nitride layer |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
KR20210095050A (en) | 2020-01-20 | 2021-07-30 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming thin film and method of modifying surface of thin film |
TW202130846A (en) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming structures including a vanadium or indium layer |
TW202146882A (en) | 2020-02-04 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of verifying an article, apparatus for verifying an article, and system for verifying a reaction chamber |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
TW202146715A (en) | 2020-02-17 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for growing phosphorous-doped silicon layer and system of the same |
US11876356B2 (en) | 2020-03-11 | 2024-01-16 | Asm Ip Holding B.V. | Lockout tagout assembly and system and method of using same |
KR20210116240A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate handling device with adjustable joints |
KR20210124042A (en) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | Thin film forming method |
TW202146689A (en) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | Method for forming barrier layer and method for manufacturing semiconductor device |
TW202145344A (en) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus and methods for selectively etching silcon oxide films |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
US11898243B2 (en) | 2020-04-24 | 2024-02-13 | Asm Ip Holding B.V. | Method of forming vanadium nitride-containing layer |
KR20210132600A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element |
KR20210132605A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Vertical batch furnace assembly comprising a cooling gas supply |
KR20210134869A (en) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Fast FOUP swapping with a FOUP handler |
KR20210141379A (en) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Laser alignment fixture for a reactor system |
KR20210143653A (en) | 2020-05-19 | 2021-11-29 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210145078A (en) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | Structures including multiple carbon layers and methods of forming and using same |
TW202201602A (en) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
TW202218133A (en) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming a layer provided with silicon |
TW202217953A (en) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
KR20220010438A (en) | 2020-07-17 | 2022-01-25 | 에이에스엠 아이피 홀딩 비.브이. | Structures and methods for use in photolithography |
TW202204662A (en) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
TW202212623A (en) | 2020-08-26 | 2022-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming metal silicon oxide layer and metal silicon oxynitride layer, semiconductor structure, and system |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
TW202229613A (en) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing material on stepped structure |
TW202217037A (en) | 2020-10-22 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing vanadium metal, structure, device and a deposition assembly |
TW202223136A (en) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming layer on substrate, and semiconductor processing system |
TW202235675A (en) | 2020-11-30 | 2022-09-16 | 荷蘭商Asm Ip私人控股有限公司 | Injector, and substrate processing apparatus |
US11946137B2 (en) | 2020-12-16 | 2024-04-02 | Asm Ip Holding B.V. | Runout and wobble measurement fixtures |
TW202231903A (en) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4951601A (en) * | 1986-12-19 | 1990-08-28 | Applied Materials, Inc. | Multi-chamber integrated process system |
US5176493A (en) * | 1989-02-24 | 1993-01-05 | North American Philips Corporation | High speed wafer handling method |
US5586585A (en) * | 1995-02-27 | 1996-12-24 | Asyst Technologies, Inc. | Direct loadlock interface |
US5664925A (en) * | 1995-07-06 | 1997-09-09 | Brooks Automation, Inc. | Batchloader for load lock |
US5810538A (en) * | 1994-05-12 | 1998-09-22 | Kokusai Electric Co., Ltd. | Semiconductor manufacturing equipment and method for carrying wafers in said equipment |
US5915957A (en) * | 1997-04-09 | 1999-06-29 | Tokyo Electron Limited | Method of transferring target substrates in semiconductor processing system |
US5944857A (en) * | 1997-05-08 | 1999-08-31 | Tokyo Electron Limited | Multiple single-wafer loadlock wafer processing apparatus and loading and unloading method therefor |
US5970717A (en) * | 1997-03-13 | 1999-10-26 | Tokyo Electron Limited | Cooling method, cooling apparatus and treatment apparatus |
US5974682A (en) * | 1996-09-02 | 1999-11-02 | Tokyo Electron Limited | Cooling process system |
US5989346A (en) * | 1995-12-12 | 1999-11-23 | Tokyo Electron Limited | Semiconductor processing apparatus |
US5988233A (en) * | 1998-03-27 | 1999-11-23 | Asyst Technologies, Inc. | Evacuation-driven SMIF pod purge system |
US6034000A (en) * | 1997-07-28 | 2000-03-07 | Applied Materials, Inc. | Multiple loadlock system |
US6042623A (en) * | 1998-01-12 | 2000-03-28 | Tokyo Electron Limited | Two-wafer loadlock wafer processing apparatus and loading and unloading method therefor |
US6048164A (en) * | 1999-03-26 | 2000-04-11 | U.S. Natural Resources, Inc. | Sticker placement apparatus |
US6079927A (en) * | 1998-04-22 | 2000-06-27 | Varian Semiconductor Equipment Associates, Inc. | Automated wafer buffer for use with wafer processing equipment |
US6082948A (en) * | 1992-11-06 | 2000-07-04 | Applied Materials, Inc. | Controlled environment enclosure and mechanical interface |
US6143083A (en) * | 1995-08-05 | 2000-11-07 | Kokusai Electric Co., Ltd. | Substrate transferring mechanism |
US6183564B1 (en) * | 1998-11-12 | 2001-02-06 | Tokyo Electron Limited | Buffer chamber for integrating physical and chemical vapor deposition chambers together in a processing system |
US6257827B1 (en) * | 1997-12-01 | 2001-07-10 | Brooks Automation Inc. | Apparatus and method for transporting substrates |
US6286230B1 (en) * | 1998-07-13 | 2001-09-11 | Applied Komatsu Technology, Inc. | Method of controlling gas flow in a substrate processing system |
US20020006677A1 (en) * | 1999-06-30 | 2002-01-17 | Karl Armstrong | Detection of contaminants on semiconductor wafers |
US20020015633A1 (en) * | 1998-05-05 | 2002-02-07 | William J. Fosnight | Smif pod including independently supported wafer cassette |
US6395094B1 (en) * | 1999-04-15 | 2002-05-28 | Tokyo Electron Limited | Process system with transfer unit for object to be processed |
US6450755B1 (en) * | 1998-07-10 | 2002-09-17 | Equipe Technologies | Dual arm substrate handling robot with a batch loader |
US6481956B1 (en) * | 1995-10-27 | 2002-11-19 | Brooks Automation Inc. | Method of transferring substrates with two different substrate holding end effectors |
US20030053893A1 (en) * | 2001-08-31 | 2003-03-20 | Hitachi Kokusai Electric Inc. | Substrate processing apparatus and a method for fabricating a semiconductor device by using same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW444275B (en) * | 1998-01-13 | 2001-07-01 | Toshiba Corp | Processing device, laser annealing device, laser annealing method, manufacturing device and substrate manufacturing device for panel display |
JP3825232B2 (en) * | 2000-07-28 | 2006-09-27 | 株式会社 Sen−Shi・アクセリス カンパニー | Wafer transfer system and transfer method thereof |
-
2002
- 2002-09-27 US US10/260,821 patent/US6696367B1/en not_active Expired - Lifetime
-
2003
- 2003-09-17 US US10/665,693 patent/US20040062627A1/en not_active Abandoned
- 2003-09-22 WO PCT/US2003/029638 patent/WO2004030048A1/en not_active Application Discontinuation
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4951601A (en) * | 1986-12-19 | 1990-08-28 | Applied Materials, Inc. | Multi-chamber integrated process system |
US5176493A (en) * | 1989-02-24 | 1993-01-05 | North American Philips Corporation | High speed wafer handling method |
US6082948A (en) * | 1992-11-06 | 2000-07-04 | Applied Materials, Inc. | Controlled environment enclosure and mechanical interface |
US5810538A (en) * | 1994-05-12 | 1998-09-22 | Kokusai Electric Co., Ltd. | Semiconductor manufacturing equipment and method for carrying wafers in said equipment |
US5586585A (en) * | 1995-02-27 | 1996-12-24 | Asyst Technologies, Inc. | Direct loadlock interface |
US5664925A (en) * | 1995-07-06 | 1997-09-09 | Brooks Automation, Inc. | Batchloader for load lock |
US6143083A (en) * | 1995-08-05 | 2000-11-07 | Kokusai Electric Co., Ltd. | Substrate transferring mechanism |
US6481956B1 (en) * | 1995-10-27 | 2002-11-19 | Brooks Automation Inc. | Method of transferring substrates with two different substrate holding end effectors |
US5989346A (en) * | 1995-12-12 | 1999-11-23 | Tokyo Electron Limited | Semiconductor processing apparatus |
US5974682A (en) * | 1996-09-02 | 1999-11-02 | Tokyo Electron Limited | Cooling process system |
US5970717A (en) * | 1997-03-13 | 1999-10-26 | Tokyo Electron Limited | Cooling method, cooling apparatus and treatment apparatus |
US5915957A (en) * | 1997-04-09 | 1999-06-29 | Tokyo Electron Limited | Method of transferring target substrates in semiconductor processing system |
US5944857A (en) * | 1997-05-08 | 1999-08-31 | Tokyo Electron Limited | Multiple single-wafer loadlock wafer processing apparatus and loading and unloading method therefor |
US6034000A (en) * | 1997-07-28 | 2000-03-07 | Applied Materials, Inc. | Multiple loadlock system |
US6257827B1 (en) * | 1997-12-01 | 2001-07-10 | Brooks Automation Inc. | Apparatus and method for transporting substrates |
US6042623A (en) * | 1998-01-12 | 2000-03-28 | Tokyo Electron Limited | Two-wafer loadlock wafer processing apparatus and loading and unloading method therefor |
US5988233A (en) * | 1998-03-27 | 1999-11-23 | Asyst Technologies, Inc. | Evacuation-driven SMIF pod purge system |
US6079927A (en) * | 1998-04-22 | 2000-06-27 | Varian Semiconductor Equipment Associates, Inc. | Automated wafer buffer for use with wafer processing equipment |
US20020015633A1 (en) * | 1998-05-05 | 2002-02-07 | William J. Fosnight | Smif pod including independently supported wafer cassette |
US6450755B1 (en) * | 1998-07-10 | 2002-09-17 | Equipe Technologies | Dual arm substrate handling robot with a batch loader |
US6286230B1 (en) * | 1998-07-13 | 2001-09-11 | Applied Komatsu Technology, Inc. | Method of controlling gas flow in a substrate processing system |
US6183564B1 (en) * | 1998-11-12 | 2001-02-06 | Tokyo Electron Limited | Buffer chamber for integrating physical and chemical vapor deposition chambers together in a processing system |
US6048164A (en) * | 1999-03-26 | 2000-04-11 | U.S. Natural Resources, Inc. | Sticker placement apparatus |
US6395094B1 (en) * | 1999-04-15 | 2002-05-28 | Tokyo Electron Limited | Process system with transfer unit for object to be processed |
US20020006677A1 (en) * | 1999-06-30 | 2002-01-17 | Karl Armstrong | Detection of contaminants on semiconductor wafers |
US20030053893A1 (en) * | 2001-08-31 | 2003-03-20 | Hitachi Kokusai Electric Inc. | Substrate processing apparatus and a method for fabricating a semiconductor device by using same |
Cited By (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8434989B2 (en) * | 2003-11-10 | 2013-05-07 | Brooks Automation, Inc. | Batch wafer alignment |
US20080131237A1 (en) * | 2003-11-10 | 2008-06-05 | Van Der Meulen Peter | Batch Wafer Alignment |
US10086511B2 (en) | 2003-11-10 | 2018-10-02 | Brooks Automation, Inc. | Semiconductor manufacturing systems |
US9884726B2 (en) | 2003-11-10 | 2018-02-06 | Brooks Automation, Inc. | Semiconductor wafer handling transport |
US8672605B2 (en) | 2003-11-10 | 2014-03-18 | Brooks Automation, Inc. | Semiconductor wafer handling and transport |
US8500388B2 (en) | 2003-11-10 | 2013-08-06 | Brooks Automation, Inc. | Semiconductor wafer handling and transport |
US9263309B2 (en) | 2005-06-18 | 2016-02-16 | Futrfab, Inc. | Method and apparatus for an automated tool handling system for a multilevel cleanspace fabricator |
US9059227B2 (en) | 2005-06-18 | 2015-06-16 | Futrfab, Inc. | Methods and apparatus for vertically orienting substrate processing tools in a clean space |
US11024527B2 (en) | 2005-06-18 | 2021-06-01 | Frederick A. Flitsch | Methods and apparatus for novel fabricators with Cleanspace |
US10651063B2 (en) | 2005-06-18 | 2020-05-12 | Frederick A. Flitsch | Methods of prototyping and manufacturing with cleanspace fabricators |
US10627809B2 (en) | 2005-06-18 | 2020-04-21 | Frederick A. Flitsch | Multilevel fabricators |
US9457442B2 (en) | 2005-06-18 | 2016-10-04 | Futrfab, Inc. | Method and apparatus to support process tool modules in a cleanspace fabricator |
US9339900B2 (en) * | 2005-08-18 | 2016-05-17 | Futrfab, Inc. | Apparatus to support a cleanspace fabricator |
US20070059130A1 (en) * | 2005-08-18 | 2007-03-15 | Flitsch Frederick A | Method and apparatus to support a cleanspace fabricator |
US8984744B2 (en) | 2005-08-18 | 2015-03-24 | Futrfab, Inc. | Method and apparatus to support a cleanspace fabricator |
US8950998B2 (en) | 2007-02-27 | 2015-02-10 | Brooks Automation, Inc. | Batch substrate handling |
US20080260500A1 (en) * | 2007-02-27 | 2008-10-23 | Meulen Peter Van Der | Batch substrate handling |
US9633881B2 (en) * | 2008-02-05 | 2017-04-25 | Brooks Automation, Inc. | Automatic handling buffer for bare stocker |
US11515189B2 (en) | 2008-02-05 | 2022-11-29 | Brooks Automation (Germany) Gmbh | Automatic handling buffer for bare stocker |
US20090196715A1 (en) * | 2008-02-05 | 2009-08-06 | Dynamic Micro Systems, Semiconductor Equipment Gmbh | Automatic handling buffer for bare stocker |
US10741431B2 (en) | 2008-02-05 | 2020-08-11 | Brooks Automation, Inc. | Automatic handling buffer for bare stocker |
US20100008748A1 (en) * | 2008-07-11 | 2010-01-14 | Erwan Godot | Apparatus for loading and unloading semiconductor substrate platelets |
US8480346B2 (en) * | 2008-07-11 | 2013-07-09 | Alcatel-Lucent | Apparatus for loading and unloading semiconductor substrate platelets |
US20100236718A1 (en) * | 2009-03-17 | 2010-09-23 | Tokyo Electron Limited | Substrate processing apparatus |
US9330950B2 (en) * | 2009-03-17 | 2016-05-03 | Tokyo Electron Limited | Substrate processing apparatus |
US8731698B2 (en) * | 2009-04-20 | 2014-05-20 | Tokyo Electron Limited | Substrate receiving method and controller |
US20100268364A1 (en) * | 2009-04-20 | 2010-10-21 | Tokyo Electron Limited | Substrate receiving method and controller |
JP2012199303A (en) * | 2011-03-18 | 2012-10-18 | Dainippon Screen Mfg Co Ltd | Substrate transfer device |
US20170032994A1 (en) * | 2015-07-27 | 2017-02-02 | Tokyo Electron Limited | Substrate storing method and substrate processing apparatus |
US10553468B2 (en) * | 2015-07-27 | 2020-02-04 | Tokyo Electron Limited | Substrate storing method and substrate processing apparatus |
TWI629713B (en) * | 2015-11-17 | 2018-07-11 | 尤金科技有限公司 | Substrate processing apparatus and substrate processing method using the same |
US10793949B2 (en) | 2015-11-17 | 2020-10-06 | Eugene Technology Co., Ltd. | Substrate processing apparatus and substrate processing method using the same |
CN108155137A (en) * | 2016-12-02 | 2018-06-12 | 株式会社日立国际电气 | The manufacturing method of substrate board treatment and semiconductor devices |
TWI612612B (en) * | 2016-12-02 | 2018-01-21 | Hitachi Int Electric Inc | Substrate processing apparatus, manufacturing method of semiconductor device, and program |
Also Published As
Publication number | Publication date |
---|---|
US6696367B1 (en) | 2004-02-24 |
WO2004030048A1 (en) | 2004-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6696367B1 (en) | System for the improved handling of wafers within a process tool | |
JP7263639B2 (en) | Substrate transfer section | |
US20230253228A1 (en) | Sealed substrate carriers and systems and methods for transporting substrates | |
JP4531557B2 (en) | Reduction of cross-contamination between chambers in semiconductor processing tools | |
US9305818B2 (en) | Substrate processing apparatus | |
US11171028B2 (en) | Indexable side storage pod apparatus, heated side storage pod apparatus, systems, and methods | |
US6722835B1 (en) | System and method for processing semiconductor wafers including single-wafer load lock | |
US20060045668A1 (en) | System for handling of wafers within a process tool | |
KR20090056919A (en) | Loadlock designs and methods for using same | |
JP2011049585A (en) | Substrate carrying device and method | |
US11923217B2 (en) | Processing system having a front opening unified pod (FOUP) load lock | |
KR101106803B1 (en) | Atmospheric robot handling equipment | |
JP4494523B2 (en) | Inline type wafer transfer apparatus and substrate transfer method | |
US20060285944A1 (en) | FOUP loading load lock | |
US11569102B2 (en) | Oxidation inhibiting gas in a manufacturing system | |
KR20240051070A (en) | Factory interface with redundancy | |
KR20230024415A (en) | Batch wafer degassing chamber, and integration into factory interfaces and vacuum-based mainframes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |