US20040092105A1 - Method of forming a via hole through a glass wafer - Google Patents
Method of forming a via hole through a glass wafer Download PDFInfo
- Publication number
- US20040092105A1 US20040092105A1 US10/681,217 US68121703A US2004092105A1 US 20040092105 A1 US20040092105 A1 US 20040092105A1 US 68121703 A US68121703 A US 68121703A US 2004092105 A1 US2004092105 A1 US 2004092105A1
- Authority
- US
- United States
- Prior art keywords
- via hole
- glass wafer
- etching
- material layer
- patterned portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00023—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems without movable or flexible elements
- B81C1/00087—Holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the present invention relates to a method of forming a via hole through a glass wafer. More particularly, the present invention relates to a method of forming a via hole through a glass wafer without producing an undercut.
- a via hole (or simply a “via”) necessarily should be formed in a wafer level of a micro-electromechanical system (MEMS) packaging utilizing glass to permit the electrical processing of elements in the MEMS.
- MEMS micro-electromechanical system
- a conventional method of forming a via hole in a wafer level since the via hole is formed by sandblasting after being patterned on a surface of the glass wafer, it is problematic in that the formed via hole may have an undercut portion and a rough surface. This undercut problem is especially pronounced in the formation of a via hole having a small diameter. In this case, not only is it difficult to etch the via hole, but the formed via hole may also have an undercut portion that causes a severe problem.
- FIG. 1 illustrates a sectional view of a via hole formed through a glass wafer 100 using a conventional process, in which the via hole has an undercut portion 10 formed at a lower end thereof and a rough surface 20 .
- FIGS. 2A and 2B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer using a conventional process, and an undercut portion formed at a lower end of the via hole, respectively.
- CMP chemical mechanical polishing
- the via hole when the via hole is formed by sandblasting, the via hole may not only have a rough surface, but may also have minute cracks formed therein.
- a feature of the present invention is to provide a method of forming a via hole through a glass wafer in an MEMS packaging that is capable of preventing formation of an undercut and minute cracks at the via hole and enables the via hole to have a smooth surface.
- an embodiment of the present invention provides a method of forming a via hole through a glass wafer including depositing a material layer on an outer surface of the glass wafer, the material layer having a selection ratio higher than that of the glass wafer, forming a via-patterned portion on one side of the material layer, performing a first etching in which the via-patterned portion is etched to form a preliminary via hole, eliminating any remaining patterning material used in the formation of the via-patterned portion, performing a second etching in which the preliminary via hole is etched to form a via hole having a smooth surface and extending through the glass wafer, and eliminating the material layer.
- the material layer is formed of polysilicon.
- the first etching may be performed by an ultrasonic wave, a drill, or a laser beam.
- the first etching is performed by sandblasting.
- the via-patterned portion is etched to a sufficient depth so that the preliminary via hole has a bottom adjacent to another side of the material layer opposite to the via-patterned portion.
- the formation of the via-patterned portion may include laminating a film resistor on an upper surface of the material layer, and exposing and developing the film resistor to form the via-patterned portion on one side of the material layer.
- the film resistor comprises a material having a large resistance to sandblast etching to permit the film resistor to function as a protection film during subsequent sandblasting of the glass wafer.
- the second etching is a wet etching. More preferably, the wet etching uses a hydrofluoric acid (HF) solution.
- HF hydrofluoric acid
- a rough preliminary via hole is formed by a first etching and is then subjected to a second etching, so that a via hole is formed without an undercut or minute cracks.
- FIG. 1 illustrates a sectional view of a via hole formed through a glass wafer using a conventional process
- FIGS. 2A and 2B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer using a conventional process, and an undercut portion formed at a lower end of the via hole, respectively;
- FIGS. 3A to 3 E illustrate sectional views of sequential stages in a method of forming a via hole through a glass wafer according to a preferred embodiment of the present invention.
- FIGS. 4A and 4B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer by a method according to an embodiment of the present invention, and a lower end of the via hole, respectively.
- Korean Patent Application No. 2002-70121 filed on Nov. 12, 2002, and entitled: “Method of Forming a Via Hole Through a Glass Wafer,” is incorporated by reference herein in its entirety.
- FIGS. 3A to 3 E illustrate sectional views of sequential stages in a method of forming a via hole through a glass wafer according to a preferred embodiment of the present invention.
- a material layer 110 is deposited on an outer surface of a glass wafer 200 .
- the material layer has a selection ratio higher than that of the glass wafer 200 .
- the material layer is formed of polysilicon.
- a film resistor 120 is laminated on an upper surface of the polysilicon layer 110 deposited on the glass wafer 200 , and a via-patterned portion is formed thereon by exposure and development.
- the film resistor 120 is a material having a large resistance to sandblast etching, thus functioning as a protection film against subsequent sandblasting of the glass wafer 200 .
- the formation of the via-patterned portion on the polysilicon layer 110 does not necessarily require the film resistor 120 .
- the via-patterned portion may be formed using various photosensitive means.
- the via-patterned portion is thereafter subjected to a first etching to form a preliminary via hole 130 .
- the preliminary via hole 130 is etched to a sufficient depth so that the preliminary via hole 130 has a bottom adjacent to another side of the polysilicon layer opposite to the via-patterned portion. More specifically, the preliminary via hole 130 is formed to have a bottom adjacent to the polysilicon layer 110 formed on a lower surface of the glass wafer 200 .
- the first etching is preferably performed by sandblasting, the first etching may be performed by various etching methods. For example, the first etching may alternately be performed by an ultrasonic wave, a drill, or a laser beam.
- the second etching is a wet etching.
- the second etching which is a wet etching, may employ various etching solutions capable of making a chemical reaction with the glass wafer.
- the wet etching uses a hydrofluoric acid (HF) solution.
- the polysilicon layer 110 is eliminated to complete the formation of the via hole 130 ′ through the glass wafer 200 .
- the preliminary via hole 130 In the process described above, after the preliminary via hole 130 having a bottom adjacent to the polysilicon layer 110 has been formed by sandblasting, as shown in FIG. 3C, the preliminary via hole 130 still has a rough surface. However, since the preliminary via hole 130 is not a through hole extending through the glass wafer 200 , the preliminary via hole 130 has no undercut portion, which is usually formed at a lower end thereof due to the characteristic of the glass. Thereafter, the preliminary via hole 130 is subjected to the second etching, which is preferably a wet etching utilizing the hydrofluoric acid (HF) solution.
- the second etching which is preferably a wet etching utilizing the hydrofluoric acid (HF) solution.
- the hydrofluoric acid (HF) solution chemically reacts with the rough glass surface of the preliminary via hole 130 formed by the sandblasting, thereby smoothing the rough surface.
- FIGS. 4A and 4B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer by a method according to an embodiment of the present invention, and a lower end of the via hole, respectively.
- the via hole formed through the glass wafer by a method according to the present invention has a surface which is much smoother than the surface of the via hole shown in FIG. 2A formed by the conventional method.
- a lower end of the via hole shown in FIG. 4B has no undercut portion.
- the method of forming a via hole through a glass wafer according to the present invention as described above is able to overcome problems of the prior art, such as cut-off, which may be caused by the undercut portion formed during the formation of the via hole, thereby increasing a yield of MEMS elements.
- the present invention since the present invention employs a wet etching process that is capable of preventing the formation of minute cracks, the present invention improves reliability of the MEMS elements.
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a method of forming a via hole through a glass wafer. More particularly, the present invention relates to a method of forming a via hole through a glass wafer without producing an undercut.
- 2. Description of the Related Art
- It is generally known in the art that a via hole (or simply a “via”) necessarily should be formed in a wafer level of a micro-electromechanical system (MEMS) packaging utilizing glass to permit the electrical processing of elements in the MEMS. In a conventional method of forming a via hole in a wafer level, however, since the via hole is formed by sandblasting after being patterned on a surface of the glass wafer, it is problematic in that the formed via hole may have an undercut portion and a rough surface. This undercut problem is especially pronounced in the formation of a via hole having a small diameter. In this case, not only is it difficult to etch the via hole, but the formed via hole may also have an undercut portion that causes a severe problem.
- FIG. 1 illustrates a sectional view of a via hole formed through a
glass wafer 100 using a conventional process, in which the via hole has anundercut portion 10 formed at a lower end thereof and a rough surface 20. FIGS. 2A and 2B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer using a conventional process, and an undercut portion formed at a lower end of the via hole, respectively. - In order to reduce formation of the undercut portion at the lower end of a via hole as described above, conventional methods of forming a via hole have employed a chemical mechanical polishing (CMP) step or a thick deposition of a metal film that enables electrical connection. In the case of the method employing the CMP step, however, since a portion of the glass surface is completely eliminated, characteristics of elements may be damaged in a packaging in which the delicate glass surface plays an important role. Further, the method employing the deposition of a metal film requires increased manufacturing steps and manufacturing cost.
- Moreover, when the via hole is formed by sandblasting, the via hole may not only have a rough surface, but may also have minute cracks formed therein.
- Accordingly, the present invention has been made in an effort to solve at least some of the above-mentioned problems occurring in the prior art. A feature of the present invention is to provide a method of forming a via hole through a glass wafer in an MEMS packaging that is capable of preventing formation of an undercut and minute cracks at the via hole and enables the via hole to have a smooth surface.
- To provide this feature, an embodiment of the present invention provides a method of forming a via hole through a glass wafer including depositing a material layer on an outer surface of the glass wafer, the material layer having a selection ratio higher than that of the glass wafer, forming a via-patterned portion on one side of the material layer, performing a first etching in which the via-patterned portion is etched to form a preliminary via hole, eliminating any remaining patterning material used in the formation of the via-patterned portion, performing a second etching in which the preliminary via hole is etched to form a via hole having a smooth surface and extending through the glass wafer, and eliminating the material layer.
- Preferably, the material layer is formed of polysilicon.
- The first etching may be performed by an ultrasonic wave, a drill, or a laser beam. Preferably, the first etching is performed by sandblasting. Also preferably, during the first etching, the via-patterned portion is etched to a sufficient depth so that the preliminary via hole has a bottom adjacent to another side of the material layer opposite to the via-patterned portion.
- The formation of the via-patterned portion may include laminating a film resistor on an upper surface of the material layer, and exposing and developing the film resistor to form the via-patterned portion on one side of the material layer. Preferably, the film resistor comprises a material having a large resistance to sandblast etching to permit the film resistor to function as a protection film during subsequent sandblasting of the glass wafer.
- Preferably, the second etching is a wet etching. More preferably, the wet etching uses a hydrofluoric acid (HF) solution.
- In the method of forming a via hole through a glass wafer according to the embodiment of the present invention as described above, a rough preliminary via hole is formed by a first etching and is then subjected to a second etching, so that a via hole is formed without an undercut or minute cracks.
- The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail preferred embodiments thereof with reference to the attached drawings in which:
- FIG. 1 illustrates a sectional view of a via hole formed through a glass wafer using a conventional process;
- FIGS. 2A and 2B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer using a conventional process, and an undercut portion formed at a lower end of the via hole, respectively;
- FIGS. 3A to3E illustrate sectional views of sequential stages in a method of forming a via hole through a glass wafer according to a preferred embodiment of the present invention; and
- FIGS. 4A and 4B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer by a method according to an embodiment of the present invention, and a lower end of the via hole, respectively.
- Korean Patent Application No. 2002-70121, filed on Nov. 12, 2002, and entitled: “Method of Forming a Via Hole Through a Glass Wafer,” is incorporated by reference herein in its entirety.
- The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which a preferred embodiment of the invention is shown. The invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Like numbers refer to like elements throughout.
- FIGS. 3A to3E illustrate sectional views of sequential stages in a method of forming a via hole through a glass wafer according to a preferred embodiment of the present invention.
- Referring to FIG. 3A, a
material layer 110 is deposited on an outer surface of aglass wafer 200. The material layer has a selection ratio higher than that of theglass wafer 200. Preferably, the material layer is formed of polysilicon. - Referring to FIG. 3B, a
film resistor 120 is laminated on an upper surface of thepolysilicon layer 110 deposited on theglass wafer 200, and a via-patterned portion is formed thereon by exposure and development. Thefilm resistor 120 is a material having a large resistance to sandblast etching, thus functioning as a protection film against subsequent sandblasting of theglass wafer 200. In an embodiment of the present invention, the formation of the via-patterned portion on thepolysilicon layer 110 does not necessarily require thefilm resistor 120. The via-patterned portion may be formed using various photosensitive means. - Referring to FIG. 3C, the via-patterned portion is thereafter subjected to a first etching to form a
preliminary via hole 130. During the first etching, thepreliminary via hole 130 is etched to a sufficient depth so that thepreliminary via hole 130 has a bottom adjacent to another side of the polysilicon layer opposite to the via-patterned portion. More specifically, thepreliminary via hole 130 is formed to have a bottom adjacent to thepolysilicon layer 110 formed on a lower surface of theglass wafer 200. Although the first etching is preferably performed by sandblasting, the first etching may be performed by various etching methods. For example, the first etching may alternately be performed by an ultrasonic wave, a drill, or a laser beam. - Referring now to FIG. 3D, subsequently, the
film resistor 120 is eliminated, and the preliminary viahole 130 is etched a second time so that a viahole 130′ having a smooth surface and extending completely to thepolysilicon layer 110 through theglass wafer 200 is formed. Preferably, the second etching is a wet etching. The second etching, which is a wet etching, may employ various etching solutions capable of making a chemical reaction with the glass wafer. Preferably, the wet etching uses a hydrofluoric acid (HF) solution. - Referring to FIG. 3E, the
polysilicon layer 110 is eliminated to complete the formation of the viahole 130′ through theglass wafer 200. - In the process described above, after the preliminary via
hole 130 having a bottom adjacent to thepolysilicon layer 110 has been formed by sandblasting, as shown in FIG. 3C, the preliminary viahole 130 still has a rough surface. However, since the preliminary viahole 130 is not a through hole extending through theglass wafer 200, the preliminary viahole 130 has no undercut portion, which is usually formed at a lower end thereof due to the characteristic of the glass. Thereafter, the preliminary viahole 130 is subjected to the second etching, which is preferably a wet etching utilizing the hydrofluoric acid (HF) solution. Then, the hydrofluoric acid (HF) solution chemically reacts with the rough glass surface of the preliminary viahole 130 formed by the sandblasting, thereby smoothing the rough surface. As a result, a viahole 130′ having smooth surfaces and extending through the glass wafer, without an undercut portion formed at the lower end thereof, is completely formed. - FIGS. 4A and 4B are photographs showing enlarged views of a via hole, which is formed in an actual glass wafer by a method according to an embodiment of the present invention, and a lower end of the via hole, respectively. As shown in FIG. 4A, the via hole formed through the glass wafer by a method according to the present invention has a surface which is much smoother than the surface of the via hole shown in FIG. 2A formed by the conventional method. Further, a lower end of the via hole shown in FIG. 4B has no undercut portion.
- The method of forming a via hole through a glass wafer according to the present invention as described above is able to overcome problems of the prior art, such as cut-off, which may be caused by the undercut portion formed during the formation of the via hole, thereby increasing a yield of MEMS elements.
- Further, since the present invention employs a wet etching process that is capable of preventing the formation of minute cracks, the present invention improves reliability of the MEMS elements.
- A preferred embodiment of the present invention has been disclosed herein and, although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.
Claims (9)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2002-70121 | 2002-11-12 | ||
KR10-2002-0070121A KR100444588B1 (en) | 2002-11-12 | 2002-11-12 | Fabrication of via hole for glass wafer |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040092105A1 true US20040092105A1 (en) | 2004-05-13 |
US7084073B2 US7084073B2 (en) | 2006-08-01 |
Family
ID=32171626
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/681,217 Active 2024-05-18 US7084073B2 (en) | 2002-11-12 | 2003-10-09 | Method of forming a via hole through a glass wafer |
Country Status (4)
Country | Link |
---|---|
US (1) | US7084073B2 (en) |
EP (1) | EP1419990B1 (en) |
JP (1) | JP3859637B2 (en) |
KR (1) | KR100444588B1 (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090017576A1 (en) * | 2007-07-09 | 2009-01-15 | Swarnal Borthakur | Semiconductor Processing Methods |
US20120305526A1 (en) * | 2011-06-03 | 2012-12-06 | Himax Technologies Limited | Method of wet etching substrates for forming through holes to embed wafer level optical lens modules |
CN102866438A (en) * | 2011-07-06 | 2013-01-09 | 奇景光电股份有限公司 | Method for carrying out wet etching on substrates |
US20140116091A1 (en) * | 2011-05-31 | 2014-05-01 | Corning Incorporated | High-speed micro-hole fabrication in glass |
US8724832B2 (en) | 2011-08-30 | 2014-05-13 | Qualcomm Mems Technologies, Inc. | Piezoelectric microphone fabricated on glass |
US8811636B2 (en) | 2011-11-29 | 2014-08-19 | Qualcomm Mems Technologies, Inc. | Microspeaker with piezoelectric, metal and dielectric membrane |
US8824706B2 (en) | 2011-08-30 | 2014-09-02 | Qualcomm Mems Technologies, Inc. | Piezoelectric microphone fabricated on glass |
US9296646B2 (en) | 2013-08-29 | 2016-03-29 | Corning Incorporated | Methods for forming vias in glass substrates |
US10077206B2 (en) | 2015-06-10 | 2018-09-18 | Corning Incorporated | Methods of etching glass substrates and glass substrates |
WO2018222940A1 (en) * | 2017-06-01 | 2018-12-06 | Corning Incorporated | Assembly substrates including through hole vias and methods for making such |
US10756003B2 (en) | 2016-06-29 | 2020-08-25 | Corning Incorporated | Inorganic wafer having through-holes attached to semiconductor wafer |
CN111799169A (en) * | 2020-07-17 | 2020-10-20 | 绍兴同芯成集成电路有限公司 | Process for processing TGV by combining femtosecond laser with HF wet etching |
US11062986B2 (en) | 2017-05-25 | 2021-07-13 | Corning Incorporated | Articles having vias with geometry attributes and methods for fabricating the same |
US11078112B2 (en) | 2017-05-25 | 2021-08-03 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
US11114309B2 (en) | 2016-06-01 | 2021-09-07 | Corning Incorporated | Articles and methods of forming vias in substrates |
US11554984B2 (en) | 2018-02-22 | 2023-01-17 | Corning Incorporated | Alkali-free borosilicate glasses with low post-HF etch roughness |
US11774233B2 (en) | 2016-06-29 | 2023-10-03 | Corning Incorporated | Method and system for measuring geometric parameters of through holes |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002277736A (en) * | 2001-03-21 | 2002-09-25 | Olympus Optical Co Ltd | Image pickup device |
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US7091124B2 (en) | 2003-11-13 | 2006-08-15 | Micron Technology, Inc. | Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
US20050247894A1 (en) | 2004-05-05 | 2005-11-10 | Watkins Charles M | Systems and methods for forming apertures in microfeature workpieces |
US7232754B2 (en) | 2004-06-29 | 2007-06-19 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
SG120200A1 (en) | 2004-08-27 | 2006-03-28 | Micron Technology Inc | Slanted vias for electrical circuits on circuit boards and other substrates |
US7300857B2 (en) | 2004-09-02 | 2007-11-27 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US7271482B2 (en) | 2004-12-30 | 2007-09-18 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7262134B2 (en) | 2005-09-01 | 2007-08-28 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
US7629249B2 (en) | 2006-08-28 | 2009-12-08 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
KR101259535B1 (en) * | 2006-09-27 | 2013-05-06 | 타이코에이엠피(유) | a connector |
US8653356B2 (en) | 2007-03-26 | 2014-02-18 | The Boeing Company | Thermoelectric devices and methods of manufacture |
SG149710A1 (en) | 2007-07-12 | 2009-02-27 | Micron Technology Inc | Interconnects for packaged semiconductor devices and methods for manufacturing such devices |
SG150410A1 (en) | 2007-08-31 | 2009-03-30 | Micron Technology Inc | Partitioned through-layer via and associated systems and methods |
KR100870840B1 (en) * | 2007-10-04 | 2008-11-27 | 주식회사 고려반도체시스템 | Manufacturing method of element having bump groove pattern |
SG152086A1 (en) * | 2007-10-23 | 2009-05-29 | Micron Technology Inc | Packaged semiconductor assemblies and associated systems and methods |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US8084854B2 (en) * | 2007-12-28 | 2011-12-27 | Micron Technology, Inc. | Pass-through 3D interconnect for microelectronic dies and associated systems and methods |
US8253230B2 (en) | 2008-05-15 | 2012-08-28 | Micron Technology, Inc. | Disabling electrical connections using pass-through 3D interconnects and associated systems and methods |
US20090321861A1 (en) * | 2008-06-26 | 2009-12-31 | Micron Technology, Inc. | Microelectronic imagers with stacked lens assemblies and processes for wafer-level packaging of microelectronic imagers |
US8707734B2 (en) * | 2009-10-19 | 2014-04-29 | The Regents Of The University Of Michigan | Method of embedding material in a glass substrate |
JPWO2011096353A1 (en) * | 2010-02-05 | 2013-06-10 | 株式会社フジクラ | Fine structure forming method and substrate having fine structure |
US8894868B2 (en) * | 2011-10-06 | 2014-11-25 | Electro Scientific Industries, Inc. | Substrate containing aperture and methods of forming the same |
WO2016161434A1 (en) | 2015-04-02 | 2016-10-06 | Nanopac Technologies, Inc. | Method for creating through-connected vias and conductors on a substrate |
US10593562B2 (en) | 2015-04-02 | 2020-03-17 | Samtec, Inc. | Method for creating through-connected vias and conductors on a substrate |
US10427188B2 (en) | 2015-07-30 | 2019-10-01 | North Carolina State University | Anodically bonded vacuum-sealed capacitive micromachined ultrasonic transducer (CMUT) |
US10292275B2 (en) * | 2016-04-06 | 2019-05-14 | AGC Inc. | Method of manufacturing glass substrate that has through hole, method of forming through hole in glass substrate and system for manufacturing glass substrate that has through hole |
TWI823839B (en) | 2016-11-18 | 2023-12-01 | 美商山姆科技公司 | Filling materials and methods of filling through holes of a substrate |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6338284B1 (en) * | 1999-02-12 | 2002-01-15 | Integrated Sensing Systems (Issys) Inc. | Electrical feedthrough structures for micromachined devices and methods of fabricating the same |
US6380095B1 (en) * | 1998-06-22 | 2002-04-30 | Applied Materials, Inc. | Silicon trench etch using silicon-containing precursors to reduce or avoid mask erosion |
US6471883B1 (en) * | 1998-12-24 | 2002-10-29 | Bae Systems Plc | Method of manufacturing a vibrating structure gyroscope |
US6576150B1 (en) * | 1997-03-26 | 2003-06-10 | Infineon Technologies Ag | Process for the production of a glass article having at least one recess |
US6618200B2 (en) * | 2000-04-25 | 2003-09-09 | Seiko Epson Corporation | System and method for providing a substrate having micro-lenses |
US6690032B1 (en) * | 1999-07-22 | 2004-02-10 | Seiko Epson Corporation | Electro-optical device and method of manufacture thereof, and electronic instrument |
US20040152229A1 (en) * | 2002-10-18 | 2004-08-05 | Khalil Najafi | Manufacturing methods and vacuum or hermetically packaged micromachined or MEMS devices formed thereby having substantially vertical feedthroughs |
US6852560B2 (en) * | 2001-09-17 | 2005-02-08 | Advion Biosciences, Inc. | Fabrication of a microchip-based electrospray device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06295966A (en) * | 1993-04-09 | 1994-10-21 | Hitachi Constr Mach Co Ltd | Processing method of metallic plate and lead frame and lead frame |
JP3543470B2 (en) * | 1996-02-08 | 2004-07-14 | 日産自動車株式会社 | Micromachine beam structure and method of manufacturing the same |
KR20000037777A (en) * | 1998-12-02 | 2000-07-05 | 정선종 | Heavily doped quantum wire and method for manufacturing the same |
JP2001105398A (en) * | 1999-03-04 | 2001-04-17 | Seiko Epson Corp | Processing method |
JP2001039737A (en) * | 1999-07-26 | 2001-02-13 | Seiko Epson Corp | Production of glass substrate having recess, microlens substrate, counter substrate for liquid crystal panel, liquid crystal panel and projection type display device |
JP4001311B2 (en) * | 2000-06-01 | 2007-10-31 | 株式会社リコー | Droplet discharge head, inkjet recording device, microactuator |
JP2001341214A (en) | 2000-06-05 | 2001-12-11 | Sumitomo Bakelite Co Ltd | Laminated film and display substrate |
JP3412613B2 (en) * | 2000-11-07 | 2003-06-03 | 松下電器産業株式会社 | Apparatus and method for manufacturing plasma display device and plasma display device |
KR100466807B1 (en) * | 2001-10-12 | 2005-01-24 | 학교법인 포항공과대학교 | Method for manufacturing triangular riblet and the mold by using bulk micromachining |
US6821901B2 (en) * | 2002-02-28 | 2004-11-23 | Seung-Jin Song | Method of through-etching substrate |
-
2002
- 2002-11-12 KR KR10-2002-0070121A patent/KR100444588B1/en active IP Right Grant
-
2003
- 2003-10-09 US US10/681,217 patent/US7084073B2/en active Active
- 2003-11-04 EP EP03256961A patent/EP1419990B1/en not_active Expired - Fee Related
- 2003-11-10 JP JP2003379637A patent/JP3859637B2/en not_active Expired - Fee Related
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6576150B1 (en) * | 1997-03-26 | 2003-06-10 | Infineon Technologies Ag | Process for the production of a glass article having at least one recess |
US6380095B1 (en) * | 1998-06-22 | 2002-04-30 | Applied Materials, Inc. | Silicon trench etch using silicon-containing precursors to reduce or avoid mask erosion |
US6471883B1 (en) * | 1998-12-24 | 2002-10-29 | Bae Systems Plc | Method of manufacturing a vibrating structure gyroscope |
US6338284B1 (en) * | 1999-02-12 | 2002-01-15 | Integrated Sensing Systems (Issys) Inc. | Electrical feedthrough structures for micromachined devices and methods of fabricating the same |
US6690032B1 (en) * | 1999-07-22 | 2004-02-10 | Seiko Epson Corporation | Electro-optical device and method of manufacture thereof, and electronic instrument |
US6618200B2 (en) * | 2000-04-25 | 2003-09-09 | Seiko Epson Corporation | System and method for providing a substrate having micro-lenses |
US6852560B2 (en) * | 2001-09-17 | 2005-02-08 | Advion Biosciences, Inc. | Fabrication of a microchip-based electrospray device |
US20040152229A1 (en) * | 2002-10-18 | 2004-08-05 | Khalil Najafi | Manufacturing methods and vacuum or hermetically packaged micromachined or MEMS devices formed thereby having substantially vertical feedthroughs |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110070679A1 (en) * | 2007-07-09 | 2011-03-24 | Micron Technology, Inc. | Semiconductor Processing Methods |
US8211787B2 (en) | 2007-07-09 | 2012-07-03 | Micron Technology, Inc. | Semiconductor processing methods |
US20090017576A1 (en) * | 2007-07-09 | 2009-01-15 | Swarnal Borthakur | Semiconductor Processing Methods |
US8617975B2 (en) | 2007-07-09 | 2013-12-31 | Micron Technology, Inc. | Semiconductor processing methods |
US20140116091A1 (en) * | 2011-05-31 | 2014-05-01 | Corning Incorporated | High-speed micro-hole fabrication in glass |
US9321680B2 (en) * | 2011-05-31 | 2016-04-26 | Corning Incorporated | High-speed micro-hole fabrication in glass |
US20120305526A1 (en) * | 2011-06-03 | 2012-12-06 | Himax Technologies Limited | Method of wet etching substrates for forming through holes to embed wafer level optical lens modules |
CN102866438A (en) * | 2011-07-06 | 2013-01-09 | 奇景光电股份有限公司 | Method for carrying out wet etching on substrates |
US8724832B2 (en) | 2011-08-30 | 2014-05-13 | Qualcomm Mems Technologies, Inc. | Piezoelectric microphone fabricated on glass |
US8824706B2 (en) | 2011-08-30 | 2014-09-02 | Qualcomm Mems Technologies, Inc. | Piezoelectric microphone fabricated on glass |
US8811636B2 (en) | 2011-11-29 | 2014-08-19 | Qualcomm Mems Technologies, Inc. | Microspeaker with piezoelectric, metal and dielectric membrane |
US10735865B2 (en) | 2011-11-29 | 2020-08-04 | Snaptrack, Inc. | Transducer with piezoelectric, conductive and dielectric membrane |
US10003888B2 (en) | 2011-11-29 | 2018-06-19 | Snaptrack, Inc | Transducer with piezoelectric, conductive and dielectric membrane |
US9656909B2 (en) | 2013-08-29 | 2017-05-23 | Corning Incorporated | Methods for forming vias in glass substrates |
US9296646B2 (en) | 2013-08-29 | 2016-03-29 | Corning Incorporated | Methods for forming vias in glass substrates |
US10077206B2 (en) | 2015-06-10 | 2018-09-18 | Corning Incorporated | Methods of etching glass substrates and glass substrates |
US11114309B2 (en) | 2016-06-01 | 2021-09-07 | Corning Incorporated | Articles and methods of forming vias in substrates |
US10756003B2 (en) | 2016-06-29 | 2020-08-25 | Corning Incorporated | Inorganic wafer having through-holes attached to semiconductor wafer |
US11774233B2 (en) | 2016-06-29 | 2023-10-03 | Corning Incorporated | Method and system for measuring geometric parameters of through holes |
US11062986B2 (en) | 2017-05-25 | 2021-07-13 | Corning Incorporated | Articles having vias with geometry attributes and methods for fabricating the same |
US11078112B2 (en) | 2017-05-25 | 2021-08-03 | Corning Incorporated | Silica-containing substrates with vias having an axially variable sidewall taper and methods for forming the same |
WO2018222940A1 (en) * | 2017-06-01 | 2018-12-06 | Corning Incorporated | Assembly substrates including through hole vias and methods for making such |
US10879182B2 (en) | 2017-06-01 | 2020-12-29 | Corning Incorporated | Assembly substrates including through hole vias and methods for making such |
US11554984B2 (en) | 2018-02-22 | 2023-01-17 | Corning Incorporated | Alkali-free borosilicate glasses with low post-HF etch roughness |
CN111799169A (en) * | 2020-07-17 | 2020-10-20 | 绍兴同芯成集成电路有限公司 | Process for processing TGV by combining femtosecond laser with HF wet etching |
Also Published As
Publication number | Publication date |
---|---|
JP3859637B2 (en) | 2006-12-20 |
KR100444588B1 (en) | 2004-08-16 |
EP1419990B1 (en) | 2011-05-11 |
EP1419990A2 (en) | 2004-05-19 |
KR20040042003A (en) | 2004-05-20 |
US7084073B2 (en) | 2006-08-01 |
EP1419990A3 (en) | 2005-11-30 |
JP2004160649A (en) | 2004-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7084073B2 (en) | Method of forming a via hole through a glass wafer | |
KR20010029859A (en) | Method of manufacturing a semiconductor device | |
KR101873834B1 (en) | Method for forming via hole and for manufacturing via contact with the same | |
JPH0964020A (en) | Formation method for trench | |
KR100532407B1 (en) | Method for fabricating a semiconductor device comprising lines of damascene structure | |
US6613648B1 (en) | Shallow trench isolation using TEOS cap and polysilicon pullback | |
JP2570735B2 (en) | Multi-layer wiring formation method | |
JPH03248429A (en) | Manufacture of semiconductor device | |
JP2000208620A (en) | Production of semiconductor device | |
JP2010040616A (en) | Method for forming electrode and semiconductor device | |
KR101868457B1 (en) | Method for forming via hole and for manufacturing via contact with the same | |
JPH07326668A (en) | Manufacture of semiconductor device | |
TW559986B (en) | Method of fabricating shallow trench isolation | |
JP2770398B2 (en) | Method of forming contact hole | |
KR100917812B1 (en) | method for manufacturing a semiconductor device having a dual damascene | |
JP4671699B2 (en) | Manufacturing method of semiconductor capacitive acceleration sensor | |
KR100919560B1 (en) | A method for manufacturing semiconductor device | |
JPH09162280A (en) | Manufacture of semiconductor device | |
JPH04264728A (en) | Semiconductor device and production thereof | |
KR100253918B1 (en) | Manufacture method of free-standing micro structure | |
JPH05234932A (en) | Manufacture of semiconductor device and semiconductor device | |
JPH04352427A (en) | Forming method for wiring | |
JPS60240130A (en) | Manufacture of semiconductor device | |
JPH1174355A (en) | Manufacture of semiconductor device | |
JPS63265447A (en) | Manufacture of multilayer interconnection in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, MOON-CHUL;CHOI, HYUNG;JUNG, KYU-DONG;AND OTHERS;REEL/FRAME:014605/0322 Effective date: 20030926 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |