US20040099949A1 - Semiconductor device and fabrication method thereof - Google Patents
Semiconductor device and fabrication method thereof Download PDFInfo
- Publication number
- US20040099949A1 US20040099949A1 US10/676,645 US67664503A US2004099949A1 US 20040099949 A1 US20040099949 A1 US 20040099949A1 US 67664503 A US67664503 A US 67664503A US 2004099949 A1 US2004099949 A1 US 2004099949A1
- Authority
- US
- United States
- Prior art keywords
- layer
- semiconductor device
- metal line
- metal
- copper
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05073—Single internal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/05116—Lead [Pb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05181—Tantalum [Ta] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2224/05187—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
Definitions
- the present disclosure relates to a semiconductor device. More particularly, the present disclosure relates to a bonding pad of a semiconductor device and a fabrication method thereof.
- a bonding pad acts as a terminal for interconnecting a semiconductor device and a package. That is, following packaging of a pad, which exposes a predetermined portion of a metal line of an uppermost layer of the semiconductor device, connection is made to a region used for connection to a pin. Through such a bonding process, the semiconductor device is electrically connected to an external device such as a power supply assembly.
- the copper may be easily corroded or oxidized thereby preventing bonding from being fully performed when the copper line is exposed to air. Even with the advantages of copper, particularly its ability to increase the driving speed of the device as a result of its low resistance, copper cannot typically be used for the uppermost metal line because of this drawback. In a case where copper is used despite this problem, a high bonding defect rate often results.
- FIGS. 1 a through 1 f are partial sectional views that depict an example method for fabricating a semiconductor device.
- a semiconductor device in which a bonding pad thereof is formed so that no bonding defects result even with the use of copper for a metal line of an uppermost layer.
- the semiconductor device includes, in a structure realizing a pad by exposing a predetermined region of a metal line formed on a semiconductor substrate, an alloy layer formed the metal line exposed through the pad.
- the alloy layer is formed by a reaction between the metal line and a metal having a melting point of 1000° C. or less.
- the metal line is preferably made of copper.
- the metal having a melting point of 1000° C. or less may be aluminum, lead, or silver.
- the thickness of the alloy layer is less than a thickness of the metal line.
- a protection layer made of silicon nitride or silicon oxynitride is preferably formed over the metal line, except where the pad is formed.
- a barrier metal layer made from a metal such as Ti, Ta, TiN, or TaN is formed along inner walls of a via to prevent the permeation of the metal line into an adjacent element.
- the barrier metal layer may be formed to a thickness between 200 ⁇ and 800 ⁇ .
- a width of the pad is preferably less than a width of the via.
- a method for fabricating the semiconductor device includes forming a reaction layer on an outermost surface of the metal line and the insulation layer.
- the reaction layer has a melting point of 1000° C. or less.
- a heat-treating process is performed to react the reaction layer and the metal line, thereby forming an alloy layer in contacting surfaces of the reaction layer and the metal line.
- Chemical mechanical polishing is performed until the insulation layer is exposed such that the alloy layer is left remaining only within the via.
- a protection layer is formed on the insulation layer and the alloy layer, and etching a predetermined region of the protection layer to form a pad that exposes a predetermined region of the alloy layer is performed.
- the reaction layer is made of a material such as aluminum, lead, and silver, and a physical vapor deposition process that includes sputtering is preferably used to form the reaction layer at a temperature of 300° C. or less.
- the reaction layer is deposited to a thickness that is less than a thickness of the metal line.
- the heat-treating process is preferably performed at a temperature of 350 ⁇ 450° C. and for a duration of 10 to 60 minutes.
- the copper line is formed on a barrier metal layer after forming the barrier metal layer from a metal selected from the group consisting of Ti, Ta, TiN, or TaN along inner walls of the via to prevent the permeation of the metal line into an adjacent element, and the barrier metal layer is formed to a thickness between 200 ⁇ and 800 ⁇ .
- the copper wiring is then formed on the barrier metal layer.
- a cleaning process is performed following chemical mechanical polishing, and following the cleaning process, a heat-treating process is performed at a temperature of 250 ⁇ 350° C. for a duration of 10 to 60 minutes.
- a semiconductor device is structured to include a pad 200 formed by exposing a predetermined region of a copper line 3 , which is formed on a semiconductor substrate 1 .
- a metal layer of a low melting point that is, a metal layer having a melting point of 1000° C. or less.
- Aluminum, lead, or silver may be used as the metal having a low melting point.
- the thickness of the alloy layer 5 is preferably less than a thickness of the copper line 3 .
- Silicon nitride or silicon oxy-nitride may be used as a protection layer 6 .
- a barrier metal layer made of Ti, Ta, TiN, or TaN is formed along inner walls of a via.
- the barrier metal layer prevents the copper line 3 from permeating an insulation layer 2 .
- the copper line 3 may be formed on the barrier metal layer.
- the barrier metal layer is preferably formed to a thickness of between 200 ⁇ and 800 ⁇ .
- FIG. 1 a An example method for fabricating the semiconductor device according to the above-described example embodiment is described in the following with reference to FIGS. 1 a through 1 f.
- an insulation layer 2 made of an oxidation layer is formed on a structure 1 of a semiconductor substrate, that is, on a semiconductor substrate on which individual devices are formed or on a lower metal line layer.
- a selective region of the insulation layer 2 is etched to form a via 100 .
- a copper layer 3 is then formed on the insulation layer 2 and within the via 100 fully filling the same.
- a barrier metal formed of a material such as Ta, Ti, TaN, and TiN is formed on the insulation layer 2 .
- the barrier metal is formed to a thickness between 200 and 800 ⁇ , preferably 500 ⁇ . The barrier metal prevents the copper layer 3 from permeating the insulation layer 2 .
- reaction layer 4 is then formed to a predetermined thickness on the copper layer 3 and the insulation layer 2 using a physical vapor deposition process that includes sputtering method.
- the reaction layer 4 is formed of a metal material having a low melting point of 1000 ⁇ or less. Aluminum, lead, or silver may be used as this metal.
- the reaction layer 4 is formed to a thickness less than that of the copper layer 3 so that an alloy layer, which is formed in a subsequent step, does not exceed a predetermined thickness. Further, the reaction layer 4 is preferably deposited at a relatively low temperature of 300° C. or less.
- a heat-treating process is performed such that a reaction occurs in the contacting surfaces between the copper layer 3 and the reaction layer 4 to thereby form an alloy layer 5 in this area.
- the portion of the alloy layer 5 formed on the copper layer 3 and that is within the via 100 is formed to a thickness that is less than that of the copper layer 3 .
- the heat-treating process is performed at a temperature of approximately 350 ⁇ 450° C. and for 10 to 60 minutes, preferably for 30 minutes at 400° C.
- a cleaning process is performed after chemical mechanical polishing.
- a heat-treating process may be performed after cleaning at a temperature of approximately 250 ⁇ 350° C. and for 10 to 60 minutes, preferably for 30 minutes at 300° C.
- a protection layer 6 is formed on the alloy layer 5 and the insulation layer 2 , then a photoresist is deposited on the protection layer 6 .
- the photoresist is then exposed and developed to thereby form a photoresist pattern 7 in which an area of the photoresist where a pad will be formed is removed.
- Silicon nitride or silicon oxy-nitride may be used to form the protection layer 6 .
- the photoresist pattern 7 is used as a mask to dry etch an exposed area of the protection layer 6 .
- the photoresist pattern 7 is removed then a cleaning process is performed, thereby completing the formation of a pad 200 that exposes the alloy layer 5 .
- an opening width of the photoresist pattern 7 that determines a width of the pad 200 is preferably less than a width of the via 100 . This prevents areas of the insulation layer 2 adjacent to the via from being removed when etching the protection layer 6 to form the pad 200 .
- the alloy layer is formed by a reaction between the copper line and reaction layer, effected by a heat-treating process. This is performed following the formation of the reaction layer on the copper line using a metal material having a low melting point. As a result, exposure of the copper line through the pad is prevented such that bonding defects resulting from corrosion of the copper line are minimized. This results in an improvement in the reliability of the device.
- the present invention is not limited in its application to only copper lines, and it is possible to find applications to lines made of other metals.
Abstract
Description
- The present disclosure relates to a semiconductor device. More particularly, the present disclosure relates to a bonding pad of a semiconductor device and a fabrication method thereof.
- A bonding pad acts as a terminal for interconnecting a semiconductor device and a package. That is, following packaging of a pad, which exposes a predetermined portion of a metal line of an uppermost layer of the semiconductor device, connection is made to a region used for connection to a pin. Through such a bonding process, the semiconductor device is electrically connected to an external device such as a power supply assembly.
- So that good bonding is realized, no foreign substances may be present nor can an oxidation layer be formed on a surface of a metal thin layer that forms the bonding pad. However, in conventional devices, the surface of the metal line becomes oxidized or a refractory metal is left remaining thereon. In either of these two cases, bonding is not performed in a satisfactory manner, a bonding line becomes unaligned, and other similar problems may occur.
- If copper is used for the metal line, the copper may be easily corroded or oxidized thereby preventing bonding from being fully performed when the copper line is exposed to air. Even with the advantages of copper, particularly its ability to increase the driving speed of the device as a result of its low resistance, copper cannot typically be used for the uppermost metal line because of this drawback. In a case where copper is used despite this problem, a high bonding defect rate often results.
- FIGS. 1a through 1 f are partial sectional views that depict an example method for fabricating a semiconductor device.
- In one example embodiment, a semiconductor device in which a bonding pad thereof is formed so that no bonding defects result even with the use of copper for a metal line of an uppermost layer. In the example embodiment, the semiconductor device includes, in a structure realizing a pad by exposing a predetermined region of a metal line formed on a semiconductor substrate, an alloy layer formed the metal line exposed through the pad. The alloy layer is formed by a reaction between the metal line and a metal having a melting point of 1000° C. or less. The metal line is preferably made of copper. Also, the metal having a melting point of 1000° C. or less may be aluminum, lead, or silver. Preferably, the thickness of the alloy layer is less than a thickness of the metal line. A protection layer made of silicon nitride or silicon oxynitride is preferably formed over the metal line, except where the pad is formed. Preferably, a barrier metal layer made from a metal such as Ti, Ta, TiN, or TaN is formed along inner walls of a via to prevent the permeation of the metal line into an adjacent element. The barrier metal layer may be formed to a thickness between 200 Å and 800 Å. A width of the pad is preferably less than a width of the via.
- In another example embodiment, in a structure of a semiconductor device in which a via is formed by etching a predetermined region of an insulation layer on a semiconductor substrate and the via is filled with a metal for forming a metal line, a method for fabricating the semiconductor device includes forming a reaction layer on an outermost surface of the metal line and the insulation layer. The reaction layer has a melting point of 1000° C. or less. Also, a heat-treating process is performed to react the reaction layer and the metal line, thereby forming an alloy layer in contacting surfaces of the reaction layer and the metal line. Chemical mechanical polishing is performed until the insulation layer is exposed such that the alloy layer is left remaining only within the via. Finally, a protection layer is formed on the insulation layer and the alloy layer, and etching a predetermined region of the protection layer to form a pad that exposes a predetermined region of the alloy layer is performed.
- The reaction layer is made of a material such as aluminum, lead, and silver, and a physical vapor deposition process that includes sputtering is preferably used to form the reaction layer at a temperature of 300° C. or less. Preferably, the reaction layer is deposited to a thickness that is less than a thickness of the metal line. The heat-treating process is preferably performed at a temperature of 350˜450° C. and for a duration of 10 to 60 minutes. Preferably, the copper line is formed on a barrier metal layer after forming the barrier metal layer from a metal selected from the group consisting of Ti, Ta, TiN, or TaN along inner walls of the via to prevent the permeation of the metal line into an adjacent element, and the barrier metal layer is formed to a thickness between 200 Å and 800 Å. The copper wiring is then formed on the barrier metal layer. Preferably, a cleaning process is performed following chemical mechanical polishing, and following the cleaning process, a heat-treating process is performed at a temperature of 250˜350° C. for a duration of 10 to 60 minutes.
- With reference to FIG. 1f, a semiconductor device is structured to include a
pad 200 formed by exposing a predetermined region of acopper line 3, which is formed on asemiconductor substrate 1. Formed on an uppermost, exposed surface of thecopper line 3 is analloy layer 5. Thealloy layer 5 is formed to a predetermined thickness and by a reaction between thecopper line 3 and a metal layer of a low melting point, that is, a metal layer having a melting point of 1000° C. or less. Aluminum, lead, or silver may be used as the metal having a low melting point. Also, the thickness of thealloy layer 5 is preferably less than a thickness of thecopper line 3. - Silicon nitride or silicon oxy-nitride may be used as a
protection layer 6. A barrier metal layer made of Ti, Ta, TiN, or TaN is formed along inner walls of a via. The barrier metal layer prevents thecopper line 3 from permeating aninsulation layer 2. Thecopper line 3 may be formed on the barrier metal layer. The barrier metal layer is preferably formed to a thickness of between 200 Å and 800 Å. - An example method for fabricating the semiconductor device according to the above-described example embodiment is described in the following with reference to FIGS. 1a through 1 f. Referring first to FIG. 1a, an
insulation layer 2 made of an oxidation layer is formed on astructure 1 of a semiconductor substrate, that is, on a semiconductor substrate on which individual devices are formed or on a lower metal line layer. A selective region of theinsulation layer 2 is etched to form avia 100. Acopper layer 3 is then formed on theinsulation layer 2 and within thevia 100 fully filling the same. - Before depositing the
copper layer 3, a barrier metal formed of a material such as Ta, Ti, TaN, and TiN is formed on theinsulation layer 2. The barrier metal is formed to a thickness between 200 and 800 Å, preferably 500 Å. The barrier metal prevents thecopper layer 3 from permeating theinsulation layer 2. - Next, referring to FIG. 1b, chemical mechanical polishing is performed on the
copper layer 3 to flatten the same and until theinsulation layer 2 is exposed, after which a cleaning process is performed. Areaction layer 4 is then formed to a predetermined thickness on thecopper layer 3 and theinsulation layer 2 using a physical vapor deposition process that includes sputtering method. - The
reaction layer 4 is formed of a metal material having a low melting point of 1000 Å or less. Aluminum, lead, or silver may be used as this metal. Thereaction layer 4 is formed to a thickness less than that of thecopper layer 3 so that an alloy layer, which is formed in a subsequent step, does not exceed a predetermined thickness. Further, thereaction layer 4 is preferably deposited at a relatively low temperature of 300° C. or less. - Referring to FIG. 1c, a heat-treating process is performed such that a reaction occurs in the contacting surfaces between the
copper layer 3 and thereaction layer 4 to thereby form analloy layer 5 in this area. The portion of thealloy layer 5 formed on thecopper layer 3 and that is within the via 100 is formed to a thickness that is less than that of thecopper layer 3. The heat-treating process is performed at a temperature of approximately 350˜450° C. and for 10 to 60 minutes, preferably for 30 minutes at 400° C. - Next, with reference to FIG. 1d, chemical mechanical polishing is performed until the
insulation layer 2 is exposed such that thealloy layer 5 is left remaining only in the via 100 while thealloy layer 5 and thereaction layer 4 formed outside the area encompassed by the via 100 are removed. An upper surface of thealloy layer 5, therefore, is formed substantially flush with theinsulation layer 2. A cleaning process is performed after chemical mechanical polishing. A heat-treating process may be performed after cleaning at a temperature of approximately 250˜350° C. and for 10 to 60 minutes, preferably for 30 minutes at 300° C. - Subsequently, with reference to FIG. 1e, a
protection layer 6 is formed on thealloy layer 5 and theinsulation layer 2, then a photoresist is deposited on theprotection layer 6. The photoresist is then exposed and developed to thereby form aphotoresist pattern 7 in which an area of the photoresist where a pad will be formed is removed. Silicon nitride or silicon oxy-nitride may be used to form theprotection layer 6. - With reference to FIG. 1f, the
photoresist pattern 7 is used as a mask to dry etch an exposed area of theprotection layer 6. Next, thephotoresist pattern 7 is removed then a cleaning process is performed, thereby completing the formation of apad 200 that exposes thealloy layer 5. - In the above processes, an opening width of the
photoresist pattern 7 that determines a width of thepad 200 is preferably less than a width of thevia 100. This prevents areas of theinsulation layer 2 adjacent to the via from being removed when etching theprotection layer 6 to form thepad 200. - In the example embodiment described above, the alloy layer is formed by a reaction between the copper line and reaction layer, effected by a heat-treating process. This is performed following the formation of the reaction layer on the copper line using a metal material having a low melting point. As a result, exposure of the copper line through the pad is prevented such that bonding defects resulting from corrosion of the copper line are minimized. This results in an improvement in the reliability of the device. The present invention is not limited in its application to only copper lines, and it is possible to find applications to lines made of other metals.
- Although embodiments described herein have been described in detail hereinabove in connection with certain example embodiments, it should be understood that the invention is not limited to the disclosed example embodiments but, on the contrary, is intended to cover various modifications and/or equivalent arrangements included within the spirit and scope of the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/020,327 US7163884B2 (en) | 2002-10-02 | 2004-12-22 | Semiconductor device and fabrication method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2002-0060303A KR100478483B1 (en) | 2002-10-02 | 2002-10-02 | Fabrication method of a semiconductor device |
KR10-2002-0060303 | 2002-10-02 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/020,327 Division US7163884B2 (en) | 2002-10-02 | 2004-12-22 | Semiconductor device and fabrication method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040099949A1 true US20040099949A1 (en) | 2004-05-27 |
Family
ID=32322220
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/676,645 Abandoned US20040099949A1 (en) | 2002-02-10 | 2003-10-01 | Semiconductor device and fabrication method thereof |
US11/020,327 Expired - Fee Related US7163884B2 (en) | 2002-10-02 | 2004-12-22 | Semiconductor device and fabrication method thereof |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/020,327 Expired - Fee Related US7163884B2 (en) | 2002-10-02 | 2004-12-22 | Semiconductor device and fabrication method thereof |
Country Status (2)
Country | Link |
---|---|
US (2) | US20040099949A1 (en) |
KR (1) | KR100478483B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050040544A1 (en) * | 2003-08-22 | 2005-02-24 | Shigetaka Toriyama | Electric circuit substrate |
US20060124348A1 (en) * | 2004-12-09 | 2006-06-15 | Hon Hai Precision Industry Co., Ltd. | Printed circuit board with insulative area for electrostatic discharge damage prevention |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100854209B1 (en) * | 2006-12-26 | 2008-08-26 | 동부일렉트로닉스 주식회사 | Method of fabricating semiconductor devices |
US8835319B2 (en) * | 2012-03-02 | 2014-09-16 | Infineon Technologies Ag | Protection layers for conductive pads and methods of formation thereof |
KR101375707B1 (en) * | 2012-11-27 | 2014-03-19 | 앰코 테크놀로지 코리아 주식회사 | Structure of copper bonding pad and method therefor |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563099A (en) * | 1993-09-14 | 1996-10-08 | Texas Instuments Incorporated | Metal junction method of manufacture for semiconductor devices |
US5571752A (en) * | 1992-07-27 | 1996-11-05 | Sgs-Thomson Microelectronics, Inc. | Method of forming a planar contact with a void |
US6077775A (en) * | 1998-08-20 | 2000-06-20 | The United States Of America As Represented By The Secretary Of The Navy | Process for making a semiconductor device with barrier film formation using a metal halide and products thereof |
US6238592B1 (en) * | 1999-03-10 | 2001-05-29 | 3M Innovative Properties Company | Working liquids and methods for modifying structured wafers suited for semiconductor fabrication |
US6239494B1 (en) * | 1999-04-21 | 2001-05-29 | Advanced Micro Devices, Inc. | Wire bonding CU interconnects |
US20020024142A1 (en) * | 2000-08-24 | 2002-02-28 | Mitsuru Sekiguchi | Semiconductor device and manufacturing method of the same |
US6376353B1 (en) * | 2000-07-03 | 2002-04-23 | Chartered Semiconductor Manufacturing Ltd. | Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects |
US6400026B1 (en) * | 1999-06-24 | 2002-06-04 | Nec Corporation | Semiconductor device with the copper containing aluminum alloy bond pad on an active region |
US6403462B1 (en) * | 1998-05-29 | 2002-06-11 | Kabushiki Kaisha Toshiba | Method for manufacturing high reliability interconnection having diffusion barrier layer |
US6468906B1 (en) * | 1998-12-28 | 2002-10-22 | Chartered Semiconductor Manufacturing Ltd. | Passivation of copper interconnect surfaces with a passivating metal layer |
US6551856B1 (en) * | 2000-08-11 | 2003-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming copper pad redistribution and device formed |
US6620721B1 (en) * | 2002-06-04 | 2003-09-16 | United Microelectronics Corp. | Method of forming a self-aligning pad |
US20030194877A1 (en) * | 2002-04-16 | 2003-10-16 | Applied Materials, Inc. | Integrated etch, rinse and dry, and anneal method and system |
US6638867B2 (en) * | 1999-03-03 | 2003-10-28 | Taiwan Semiconductor Manufacturing Company | Method for forming a top interconnection level and bonding pads on an integrated circuit chip |
US6705512B2 (en) * | 2000-07-18 | 2004-03-16 | Chartered Semiconductor Manufacturing Ltd. | Method of application of conductive cap-layer in flip-chip, cob, and micro metal bonding |
US6710460B2 (en) * | 2000-02-03 | 2004-03-23 | Seiko Epson Corporation | Semiconductor devices and methods for manufacturing the same |
US6765277B2 (en) * | 2002-01-15 | 2004-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Microelectronic fabrication with corrosion inhibited bond pad |
US6890852B2 (en) * | 1998-04-17 | 2005-05-10 | Nec Electronics Corporation | Semiconductor device and manufacturing method of the same |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2563652B2 (en) * | 1990-07-17 | 1996-12-11 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
KR100346596B1 (en) * | 1999-10-07 | 2002-07-26 | 동부전자 주식회사 | Method for forming bonding pad in semiconductor device |
US6417088B1 (en) * | 2000-07-24 | 2002-07-09 | Chartered Semiconductor Manufacturing Ltd. | Method of application of displacement reaction to form a conductive cap layer for flip-chip, COB, and micro metal bonding |
TW523792B (en) * | 2000-09-07 | 2003-03-11 | Toshiba Corp | Semiconductor device and its manufacturing method |
KR100720403B1 (en) * | 2001-06-27 | 2007-05-22 | 매그나칩 반도체 유한회사 | method for processing surface of Cu line |
-
2002
- 2002-10-02 KR KR10-2002-0060303A patent/KR100478483B1/en not_active IP Right Cessation
-
2003
- 2003-10-01 US US10/676,645 patent/US20040099949A1/en not_active Abandoned
-
2004
- 2004-12-22 US US11/020,327 patent/US7163884B2/en not_active Expired - Fee Related
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5571752A (en) * | 1992-07-27 | 1996-11-05 | Sgs-Thomson Microelectronics, Inc. | Method of forming a planar contact with a void |
US5563099A (en) * | 1993-09-14 | 1996-10-08 | Texas Instuments Incorporated | Metal junction method of manufacture for semiconductor devices |
US6890852B2 (en) * | 1998-04-17 | 2005-05-10 | Nec Electronics Corporation | Semiconductor device and manufacturing method of the same |
US6403462B1 (en) * | 1998-05-29 | 2002-06-11 | Kabushiki Kaisha Toshiba | Method for manufacturing high reliability interconnection having diffusion barrier layer |
US6077775A (en) * | 1998-08-20 | 2000-06-20 | The United States Of America As Represented By The Secretary Of The Navy | Process for making a semiconductor device with barrier film formation using a metal halide and products thereof |
US6468906B1 (en) * | 1998-12-28 | 2002-10-22 | Chartered Semiconductor Manufacturing Ltd. | Passivation of copper interconnect surfaces with a passivating metal layer |
US6638867B2 (en) * | 1999-03-03 | 2003-10-28 | Taiwan Semiconductor Manufacturing Company | Method for forming a top interconnection level and bonding pads on an integrated circuit chip |
US6238592B1 (en) * | 1999-03-10 | 2001-05-29 | 3M Innovative Properties Company | Working liquids and methods for modifying structured wafers suited for semiconductor fabrication |
US6239494B1 (en) * | 1999-04-21 | 2001-05-29 | Advanced Micro Devices, Inc. | Wire bonding CU interconnects |
US6400026B1 (en) * | 1999-06-24 | 2002-06-04 | Nec Corporation | Semiconductor device with the copper containing aluminum alloy bond pad on an active region |
US6710460B2 (en) * | 2000-02-03 | 2004-03-23 | Seiko Epson Corporation | Semiconductor devices and methods for manufacturing the same |
US6376353B1 (en) * | 2000-07-03 | 2002-04-23 | Chartered Semiconductor Manufacturing Ltd. | Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects |
US6705512B2 (en) * | 2000-07-18 | 2004-03-16 | Chartered Semiconductor Manufacturing Ltd. | Method of application of conductive cap-layer in flip-chip, cob, and micro metal bonding |
US6551856B1 (en) * | 2000-08-11 | 2003-04-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for forming copper pad redistribution and device formed |
US20020024142A1 (en) * | 2000-08-24 | 2002-02-28 | Mitsuru Sekiguchi | Semiconductor device and manufacturing method of the same |
US6765277B2 (en) * | 2002-01-15 | 2004-07-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Microelectronic fabrication with corrosion inhibited bond pad |
US20030194877A1 (en) * | 2002-04-16 | 2003-10-16 | Applied Materials, Inc. | Integrated etch, rinse and dry, and anneal method and system |
US6620721B1 (en) * | 2002-06-04 | 2003-09-16 | United Microelectronics Corp. | Method of forming a self-aligning pad |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050040544A1 (en) * | 2003-08-22 | 2005-02-24 | Shigetaka Toriyama | Electric circuit substrate |
US7019393B2 (en) * | 2003-08-22 | 2006-03-28 | Sony Corporation | Electric circuit substrate |
US20060124348A1 (en) * | 2004-12-09 | 2006-06-15 | Hon Hai Precision Industry Co., Ltd. | Printed circuit board with insulative area for electrostatic discharge damage prevention |
CN100544542C (en) * | 2004-12-09 | 2009-09-23 | 鸿富锦精密工业(深圳)有限公司 | Prevent the printed circuit board (PCB) of static discharge |
Also Published As
Publication number | Publication date |
---|---|
US7163884B2 (en) | 2007-01-16 |
KR100478483B1 (en) | 2005-03-28 |
US20050136645A1 (en) | 2005-06-23 |
KR20040029865A (en) | 2004-04-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6521523B2 (en) | Method for forming selective protection layers on copper interconnects | |
US7294565B2 (en) | Method of fabricating a wire bond pad with Ni/Au metallization | |
US20070001307A1 (en) | Semiconductor device advantageous in improving water resistance and oxidation resistance | |
JP3599199B2 (en) | Method for manufacturing semiconductor device having multilayer wiring | |
JP2003031575A (en) | Semiconductor device and manufacturing method therefor | |
JP2010508673A (en) | Metallization layer stack without terminal aluminum metal layer | |
JPH10242139A (en) | Manufacture of semiconductor device | |
JP2001203205A (en) | Semiconductor device and its manufacturing method | |
US7163884B2 (en) | Semiconductor device and fabrication method thereof | |
JP3954998B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH02125447A (en) | Semiconductor device and manufacture thereof | |
JP2000068269A (en) | Semiconductor device and manufacture thereof | |
JP2003142521A (en) | Semiconductor device and method for manufacturing the same | |
KR100408182B1 (en) | Copper barrier layer for copper layer | |
US6989330B2 (en) | Semiconductor device and method of manufacture thereof | |
JPH08139190A (en) | Manufacture of semiconductor device | |
JP2005353663A (en) | Semiconductor device and manufacturing method thereof | |
KR100850075B1 (en) | Method for fabricating semiconductor device | |
JPH05299418A (en) | Manufacture of semiconductor device | |
JPS6113375B2 (en) | ||
KR100876286B1 (en) | Semiconductor device and manufacturing method thereof | |
KR100790739B1 (en) | Formation method of pad in semiconductor device | |
KR100802285B1 (en) | Method for fabricating semiconductor device | |
KR100641994B1 (en) | Semiconductor device and manufacturing method thereof | |
JPH11214513A (en) | Wiring structure of integrated circuit, and wiring formation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ANAM SEMICONDUCTOR INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHO, GYUNG-SU;REEL/FRAME:014621/0883 Effective date: 20030929 |
|
AS | Assignment |
Owner name: DONGBUANAM SEMICONDUCTOR, INC., A KOREAN CORPORATI Free format text: MERGER;ASSIGNORS:ANAM SEMICONDUCTOR INC.;ANAM SEMICONDUCTOR INC.;REEL/FRAME:016593/0917 Effective date: 20041221 |
|
AS | Assignment |
Owner name: DONGBU ELECTRONICS CO., LTD.,KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:DONGANAM SEMICONDUCTOR INC.;REEL/FRAME:017749/0335 Effective date: 20060328 Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:DONGANAM SEMICONDUCTOR INC.;REEL/FRAME:017749/0335 Effective date: 20060328 |
|
AS | Assignment |
Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017749 FRAME 0335;ASSIGNOR:DONGBUANAM SEMICONDUCTOR INC.;REEL/FRAME:017821/0670 Effective date: 20060328 Owner name: DONGBU ELECTRONICS CO., LTD.,KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017749 FRAME 0335. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR SHOULD BE "DONGBUANAM SEMICONDUCTOR INC.";ASSIGNOR:DONGBUANAM SEMICONDUCTOR INC.;REEL/FRAME:017821/0670 Effective date: 20060328 Owner name: DONGBU ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR PREVIOUSLY RECORDED ON REEL 017749 FRAME 0335. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR SHOULD BE "DONGBUANAM SEMICONDUCTOR INC.";ASSIGNOR:DONGBUANAM SEMICONDUCTOR INC.;REEL/FRAME:017821/0670 Effective date: 20060328 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |