US20040121555A1 - Shallow trench isolation process - Google Patents
Shallow trench isolation process Download PDFInfo
- Publication number
- US20040121555A1 US20040121555A1 US10/248,164 US24816402A US2004121555A1 US 20040121555 A1 US20040121555 A1 US 20040121555A1 US 24816402 A US24816402 A US 24816402A US 2004121555 A1 US2004121555 A1 US 2004121555A1
- Authority
- US
- United States
- Prior art keywords
- trench
- layer
- liner layer
- mask layer
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
- H01L21/76235—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
Definitions
- the present invention relates to a semiconductor process. More particularly, the present invention relates to a shallow trench isolation (STI) process of a semiconductor device.
- STI shallow trench isolation
- STI techniques have turned into important isolation methods in advanced semiconductor processes since STI structures occupy less areas and provide better isolation effects as compared with conventional field oxide (FOX) structures formed with the local oxidation method (LOCOS).
- a STI process in the prior art is described as follows.
- a pad oxide layer 110 and a silicon nitride mask layer 120 are sequentially formed on a substrate 100 , and are patterned subsequently.
- a trench 130 is then formed in the substrate 100 with the patterned silicon nitride mask layer 120 as a mask.
- a silicon oxide liner layer 133 is thermally grown on the surface of the trench 130 , and then a silicon nitride liner layer 140 is formed on the substrate 100 . Thereafter, CVD silicon oxide is filled into the trench 130 to form a STI structure 150 .
- the filling process (not shown) comprises depositing a CVD oxide layer on the substrate 100 , performing an annealing process to densify the CVD oxide layer, and then removing the CVD oxide layer outside the trench 130 .
- the silicon nitride liner layer 140 serves to reduce the stress in the substrate 100 around the trench 130 .
- the silicon nitride mask layer 120 is removed with an etchant such as hot phosphoric acid.
- an etchant such as hot phosphoric acid.
- the silicon nitride liner layer 140 is easily over-etched to form indents 152 . Therefore, the isolating effect of the STI structure 150 is reduced, and a leakage easily occurs in the channel.
- this invention provides a shallow trench isolation (STI) process that is capable of protecting a silicon nitride liner layer in the trench from the etchant used for removing the mask layer.
- STI shallow trench isolation
- a STI process of this invention is described below.
- a patterned mask layer such as a patterned silicon nitride mask layer, is formed on a substrate, and then a trench is formed in the substrate with the mask layer as a mask.
- a portion of the mask layer around the trench is then removed, and a portion of the substrate around the top portion of the trench is removed with the remaining mask layer as a mask.
- a liner layer is formed in the trench, and then the liner layer on the top portion of the trench is removed with a pre-deposition process of a high-density plasma chemical vapor deposition (HDP-CVD) process.
- HDP-CVD high-density plasma chemical vapor deposition
- the liner layer comprises a material that can also be etched by the etchant for removing the mask layer, and can be a silicon nitride liner layer capable of reducing the stress in the substrate around the trench during a densification process of the insulating material.
- a mask layer having an opening therein is formed on a substrate, and then spacers are formed on the sidewalls of the opening.
- a trench is formed in the substrate with the mask layer and the spacers as a mask.
- a thermal oxide layer is formed on the surface of the trench with a thermal oxidation process, such that bird”s beaks are formed under the spacers.
- a liner layer is formed in the trench, and then the liner layer on the top portion of the trench is removed with a pre-deposition process of an HDP-CVD process. Thereafter, an insulating material like CVD silicon oxide is filled into the trench covering the liner layer remaining in the trench, and the mask layer is removed with an etchant.
- the liner layer comprises a material that can also be etched by the etchant for removing the mask layer, and can be a silicon nitride liner layer capable of reducing the stress in the substrate around the trench during a densification process of the insulating material.
- the liner layer on the top portion of the trench is removed in the aforementioned STI processes of this invention, the liner layer remaining in the trench is covered by the insulating material and isolated from the etchant during the step of removing the mask layer. Therefore, the isolating effect of the STI structure is not reduced, and a leakage does not easily occur in the channel
- FIG. 1A ⁇ 1 C illustrate a STI process flow in the prior art
- FIG. 2A ⁇ 2 F illustrate a STI process flow according to a first embodiment of this invention.
- FIG. 3A ⁇ 3 F illustrate a STI process flow according to a second embodiment of this invention.
- FIG. 2A ⁇ 2 F illustrate a STI process flow according to the first embodiment of this invention.
- a pad oxide layer 210 and a silicon nitride mask layer 220 are sequentially formed on a substrate 200 .
- the pad oxide layer 210 is formed with, for example, a low-pressure chemical vapor deposition (LPCVD) process using SiH 4 and O 2 as reaction gases.
- the silicon nitride mask layer 220 is formed with, for example, a LPCVD process using SiH 2 Cl 2 and NH 3 as reaction gases.
- the silicon nitride mask layer 220 and the pad oxide layer 210 are patterned sequentially, and then the substrate 200 is etched to form a trench 230 therein with the silicon nitride mask layer 220 as a hard mask.
- a portion of the silicon nitride mask layer 220 around the trench 230 is removed with an isotropic etching process that uses an etchant such as phosphoric acid.
- the exposed pad oxide layer 210 and a portion of the substrate 200 around the top portion of the trench 230 is removed with the remaining silicon nitride mask layer 220 as a mask.
- a silicon oxide liner layer 233 is formed on the surface of the trench 230 with a thermal oxidation process under a sufficiently high temperature, whereby the corners of the trench 230 are rounded. Then, a silicon nitride liner layer 240 is formed all over the substrate 200 .
- the silicon nitride liner layer 240 on the top portion of the trench 230 is removed with a pre-deposition process of an HDP-CVD process, so that the silicon nitride liner layer 240 is divided into two separate parts in the trench 230 and on the sidewalls of the silicon nitride mask layer 220 , respectively.
- the pre-deposition process uses several reaction gases such as O 2 , He and SiH 4 , while the flow rates of O 2 , He and SiH 4 are, for example, 215 sccm, 155 sccm and 147 sccm, respectively.
- the pre-deposition process is conducted under a low frequency power of 4000W and a high frequency power of 2400W, for example.
- FIG. 2E again, another silicon oxide liner layer 247 is formed all over the substrate 200 .
- An insulating material such as TEOS oxide, is then filled into the trench 230 to form a STI structure 250 .
- the filling process comprises, for example, depositing an oxide layer on the substrate 200 in situ with the aforementioned HDP-CVD process directly after the pre-deposition process, performing an annealing process to densify the oxide layer, and then removing the oxide layer outside the trench 230 .
- the silicon nitride liner layer 240 serves to reduce the stress in the substrate 200 around the trench 230 .
- the silicon oxide liner layer 247 outside the trench, the silicon nitride mask layer 220 and the pad oxide layer 210 are sequentially removed, wherein the silicon nitride mask layer 220 is removed with an etchant such as hot phosphoric acid. Since the silicon nitride liner layer 240 remaining in the trench 230 is protected by the STI structure 250 , it is not damaged by the etchant during the step of removing the silicon nitride mask layer 220 . Therefore, the isolating effect of the STI structure 250 is not reduced, and a leakage does not easily occur in the channel.
- an etchant such as hot phosphoric acid
- FIG. 3A ⁇ 3 F illustrate a STI process flow according to the second embodiment of this invention.
- a pad oxide layer 310 and a silicon nitride mask layer 320 are sequentially formed on a substrate 300 .
- the pad oxide layer 310 is formed with, for example, a LPCVD process using SiH 4 and O 2 as reaction gases.
- the silicon nitride mask layer 320 is formed with, for example, a LPCVD process using SiH 2 Cl 2 and NH 3 as reaction gases. Then, the silicon nitride mask layer 320 and the pad oxide layer 310 are patterned sequentially to form an opening 324 having a trench-like shape.
- spacers 326 are formed on the sidewalls of the trench-like opening 324 , and then the substrate 300 is etched to form a trench 330 with the silicon nitride mask layer 320 and the spacers 326 as a hard mask.
- the spacers 326 comprise a material such as silicon oxide, and are formed with a CVD process and a subsequent anisotropic etching process, for example.
- a thermal oxide layer 333 is formed on the surface of the trench 230 with a thermal oxidation process, such that bird”s beaks are formed under the spacers 326 .
- a silicon nitride liner layer 340 is formed all over the substrate 300 .
- the silicon nitride liner layer 340 on the top portion of the trench 330 is then removed with a pre-deposition process of an HDP-CVD process, so that the silicon nitride liner layer 340 is divided into two separate parts in the trench 330 and on the sidewalls of the spacers 326 , respectively.
- the pre-deposition process uses several reaction gases such as O 2 , He and SiH 4 , wherein the flow rates of O 2 , He and SiH 4 are, for example, 215 sccm, 155 sccm and 147 sccm, respectively.
- the pre-deposition process is conducted under a low frequency power of 4000W and a high frequency power of 2400W.
- a silicon oxide liner layer 347 is formed all over the substrate 300 .
- An insulating material such as TEOS oxide, is filled into the trench 330 to form a STI structure 350 .
- the filling process comprises, for example, depositing an oxide layer on the substrate 300 in situ with the aforementioned HDP-CVD process directly after the pre-deposition process, performing an annealing process to densify the oxide layer, and then removing the oxide layer outside the trench 330 .
- the silicon nitride liner layer 340 serves to reduce the stress in the substrate 300 around the trench 330 .
- the silicon oxide liner layer 347 outside the trench 330 , the silicon nitride mask layer 320 and the pad oxide layer 310 are sequentially removed, wherein the silicon nitride mask layer 320 is removed with an etchant such as-hot phosphoric acid. Since the silicon nitride liner layer 340 remaining in the trench 330 is protected by the STI structure 350 and the spacers 326 , it is not damaged by the etchant during the step of removing the silicon nitride mask layer 320 . Therefore, the isolating effect of the STI structure 350 is not reduced, and a leakage does not easily occur in the channel.
- an etchant such as-hot phosphoric acid
- the silicon nitride liner layer on the top portion of the trench is removed, the silicon nitride liner layer remaining in the trench is covered by the insulating material and isolated from the etchant during the step of removing the mask layer. Therefore, the isolating effect of the STI structure is not reduced, and a leakage does not easily occur in the channel.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Abstract
A shallow trench isolation (STI) process is described. A patterned mask layer is formed on a substrate, and then a trench is formed in the substrate with the mask layer as a mask. A portion of the mask layer around the trench is removed, and a portion of the substrate around the top portion of the trench is removed with the remaining mask layer as a mask. A liner layer is formed in the trench. The liner layer on the top portion of the trench is then removed with a pre-deposition process of an HDP-CVD process. Thereafter, an insulating material is filled into the trench, and the mask layer is removed with an etchant. In STI process, the liner layer comprises a material that can also be etched by the etchant.
Description
- 1. Field of Invention
- The present invention relates to a semiconductor process. More particularly, the present invention relates to a shallow trench isolation (STI) process of a semiconductor device.
- 2. Description of Related Art
- STI techniques have turned into important isolation methods in advanced semiconductor processes since STI structures occupy less areas and provide better isolation effects as compared with conventional field oxide (FOX) structures formed with the local oxidation method (LOCOS). A STI process in the prior art is described as follows.
- Referring to FIG. 1A, a
pad oxide layer 110 and a siliconnitride mask layer 120 are sequentially formed on asubstrate 100, and are patterned subsequently. Atrench 130 is then formed in thesubstrate 100 with the patterned siliconnitride mask layer 120 as a mask. - Referring to FIG. 1B, a silicon
oxide liner layer 133 is thermally grown on the surface of thetrench 130, and then a siliconnitride liner layer 140 is formed on thesubstrate 100. Thereafter, CVD silicon oxide is filled into thetrench 130 to form aSTI structure 150. The filling process (not shown) comprises depositing a CVD oxide layer on thesubstrate 100, performing an annealing process to densify the CVD oxide layer, and then removing the CVD oxide layer outside thetrench 130. During the annealing process, the siliconnitride liner layer 140 serves to reduce the stress in thesubstrate 100 around thetrench 130. - Referring to FIG. 1C, the silicon
nitride mask layer 120 is removed with an etchant such as hot phosphoric acid. At the same time, however, the siliconnitride liner layer 140 is easily over-etched to formindents 152. Therefore, the isolating effect of theSTI structure 150 is reduced, and a leakage easily occurs in the channel. - Accordingly, this invention provides a shallow trench isolation (STI) process that is capable of protecting a silicon nitride liner layer in the trench from the etchant used for removing the mask layer.
- A STI process of this invention is described below. A patterned mask layer, such as a patterned silicon nitride mask layer, is formed on a substrate, and then a trench is formed in the substrate with the mask layer as a mask. A portion of the mask layer around the trench is then removed, and a portion of the substrate around the top portion of the trench is removed with the remaining mask layer as a mask. A liner layer is formed in the trench, and then the liner layer on the top portion of the trench is removed with a pre-deposition process of a high-density plasma chemical vapor deposition (HDP-CVD) process. Thereafter, an insulating material like CVD silicon oxide is filled into the trench covering the liner layer remaining in the trench, and the mask layer is removed with an etchant. In the STI process, the liner layer comprises a material that can also be etched by the etchant for removing the mask layer, and can be a silicon nitride liner layer capable of reducing the stress in the substrate around the trench during a densification process of the insulating material.
- In another STI process of this invention, a mask layer having an opening therein is formed on a substrate, and then spacers are formed on the sidewalls of the opening. A trench is formed in the substrate with the mask layer and the spacers as a mask. A thermal oxide layer is formed on the surface of the trench with a thermal oxidation process, such that bird”s beaks are formed under the spacers. A liner layer is formed in the trench, and then the liner layer on the top portion of the trench is removed with a pre-deposition process of an HDP-CVD process. Thereafter, an insulating material like CVD silicon oxide is filled into the trench covering the liner layer remaining in the trench, and the mask layer is removed with an etchant. In the STI process, the liner layer comprises a material that can also be etched by the etchant for removing the mask layer, and can be a silicon nitride liner layer capable of reducing the stress in the substrate around the trench during a densification process of the insulating material.
- Since the liner layer on the top portion of the trench is removed in the aforementioned STI processes of this invention, the liner layer remaining in the trench is covered by the insulating material and isolated from the etchant during the step of removing the mask layer. Therefore, the isolating effect of the STI structure is not reduced, and a leakage does not easily occur in the channel
- It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
- The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention. In the drawings,
- FIG. 1A˜1C illustrate a STI process flow in the prior art;
- FIG. 2A˜2F illustrate a STI process flow according to a first embodiment of this invention; and
- FIG. 3A˜3F illustrate a STI process flow according to a second embodiment of this invention.
- First Embodiment
- FIG. 2A˜2F illustrate a STI process flow according to the first embodiment of this invention.
- Referring to FIG. 2A, a
pad oxide layer 210 and a siliconnitride mask layer 220 are sequentially formed on asubstrate 200. Thepad oxide layer 210 is formed with, for example, a low-pressure chemical vapor deposition (LPCVD) process using SiH4 and O2 as reaction gases. The siliconnitride mask layer 220 is formed with, for example, a LPCVD process using SiH2 Cl2 and NH3 as reaction gases. The siliconnitride mask layer 220 and thepad oxide layer 210 are patterned sequentially, and then thesubstrate 200 is etched to form atrench 230 therein with the siliconnitride mask layer 220 as a hard mask. - Referring to FIG. 2B, a portion of the silicon
nitride mask layer 220 around thetrench 230 is removed with an isotropic etching process that uses an etchant such as phosphoric acid. The exposedpad oxide layer 210 and a portion of thesubstrate 200 around the top portion of thetrench 230 is removed with the remaining siliconnitride mask layer 220 as a mask. - Referring to FIGS.2C-2D, a silicon
oxide liner layer 233 is formed on the surface of thetrench 230 with a thermal oxidation process under a sufficiently high temperature, whereby the corners of thetrench 230 are rounded. Then, a siliconnitride liner layer 240 is formed all over thesubstrate 200. - Referring to FIG. 2E, the silicon
nitride liner layer 240 on the top portion of thetrench 230 is removed with a pre-deposition process of an HDP-CVD process, so that the siliconnitride liner layer 240 is divided into two separate parts in thetrench 230 and on the sidewalls of the siliconnitride mask layer 220, respectively. The pre-deposition process uses several reaction gases such as O2, He and SiH4, while the flow rates of O2, He and SiH4 are, for example, 215 sccm, 155 sccm and 147 sccm, respectively. In addition, the pre-deposition process is conducted under a low frequency power of 4000W and a high frequency power of 2400W, for example. - Referring to FIG. 2E again, another silicon
oxide liner layer 247 is formed all over thesubstrate 200. An insulating material, such as TEOS oxide, is then filled into thetrench 230 to form aSTI structure 250. The filling process (not shown) comprises, for example, depositing an oxide layer on thesubstrate 200 in situ with the aforementioned HDP-CVD process directly after the pre-deposition process, performing an annealing process to densify the oxide layer, and then removing the oxide layer outside thetrench 230. During the annealing process, the siliconnitride liner layer 240 serves to reduce the stress in thesubstrate 200 around thetrench 230. - Referring to FIG. 2F, the silicon
oxide liner layer 247 outside the trench, the siliconnitride mask layer 220 and thepad oxide layer 210 are sequentially removed, wherein the siliconnitride mask layer 220 is removed with an etchant such as hot phosphoric acid. Since the siliconnitride liner layer 240 remaining in thetrench 230 is protected by theSTI structure 250, it is not damaged by the etchant during the step of removing the siliconnitride mask layer 220. Therefore, the isolating effect of theSTI structure 250 is not reduced, and a leakage does not easily occur in the channel. - Second Embodiment
- FIG. 3A˜3F illustrate a STI process flow according to the second embodiment of this invention.
- Referring to FIG. 3A, a
pad oxide layer 310 and a siliconnitride mask layer 320 are sequentially formed on asubstrate 300. Thepad oxide layer 310 is formed with, for example, a LPCVD process using SiH4 and O2 as reaction gases. The siliconnitride mask layer 320 is formed with, for example, a LPCVD process using SiH2 Cl2 and NH3 as reaction gases. Then, the siliconnitride mask layer 320 and thepad oxide layer 310 are patterned sequentially to form anopening 324 having a trench-like shape. - Referring to FIG. 3B,
spacers 326 are formed on the sidewalls of the trench-like opening 324, and then thesubstrate 300 is etched to form atrench 330 with the siliconnitride mask layer 320 and thespacers 326 as a hard mask. Thespacers 326 comprise a material such as silicon oxide, and are formed with a CVD process and a subsequent anisotropic etching process, for example. - Referring to FIG. 3C, a
thermal oxide layer 333 is formed on the surface of thetrench 230 with a thermal oxidation process, such that bird”s beaks are formed under thespacers 326. - Referring to FIG. 3D˜3E, a silicon
nitride liner layer 340 is formed all over thesubstrate 300. The siliconnitride liner layer 340 on the top portion of thetrench 330 is then removed with a pre-deposition process of an HDP-CVD process, so that the siliconnitride liner layer 340 is divided into two separate parts in thetrench 330 and on the sidewalls of thespacers 326, respectively. The pre-deposition process uses several reaction gases such as O2, He and SiH4, wherein the flow rates of O2, He and SiH4 are, for example, 215 sccm, 155 sccm and 147 sccm, respectively. In addition, the pre-deposition process is conducted under a low frequency power of 4000W and a high frequency power of 2400W. - Referring to FIG. 3E again, a silicon
oxide liner layer 347 is formed all over thesubstrate 300. An insulating material, such as TEOS oxide, is filled into thetrench 330 to form aSTI structure 350. The filling process (not shown) comprises, for example, depositing an oxide layer on thesubstrate 300 in situ with the aforementioned HDP-CVD process directly after the pre-deposition process, performing an annealing process to densify the oxide layer, and then removing the oxide layer outside thetrench 330. During the annealing process, the siliconnitride liner layer 340 serves to reduce the stress in thesubstrate 300 around thetrench 330. - Referring to FIG. 3F, the silicon
oxide liner layer 347 outside thetrench 330, the siliconnitride mask layer 320 and thepad oxide layer 310 are sequentially removed, wherein the siliconnitride mask layer 320 is removed with an etchant such as-hot phosphoric acid. Since the siliconnitride liner layer 340 remaining in thetrench 330 is protected by theSTI structure 350 and thespacers 326, it is not damaged by the etchant during the step of removing the siliconnitride mask layer 320. Therefore, the isolating effect of theSTI structure 350 is not reduced, and a leakage does not easily occur in the channel. - As mentioned in the preferred embodiments of this invention, since the silicon nitride liner layer on the top portion of the trench is removed, the silicon nitride liner layer remaining in the trench is covered by the insulating material and isolated from the etchant during the step of removing the mask layer. Therefore, the isolating effect of the STI structure is not reduced, and a leakage does not easily occur in the channel.
- It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (26)
1. A shallow trench isolation (STI) process, comprising:
forming a patterned mask layer on a substrate;
forming a trench in the substrate with the mask layer as a mask;
removing a portion of the mask layer around the trench;
removing a portion of the substrate around a top portion of the trench with the remaining mask layer as a mask;
forming a liner layer in the trench;
removing the liner layer on the top portion of the trench;
filling an insulating material into the trench covering the liner layer remaining in the trench; and
removing the mask layer with an etchant, wherein
the liner layer comprises a material that can also be etched by the etchant.
2. The method of claim 1 , wherein removing the liner layer on the top portion of the trench comprises performing a pre-deposition process of a high-density plasma chemical vapor deposition (HDP-CVD) process.
3. The method of claim 2 , wherein the insulating material is filled with the same HDP-CVD process after the pre-deposition process.
4. The method of claim 2 , wherein reaction gases used in the pre-deposition process of the HDP-CVD process comprise O2, He and SiH4.
5. The method of claim 4 , wherein a flow rate of O2 is 215 sccm, a flow rate of He is 155 sccm, and a flow rate of SiH4 is 147 sccm.
6. The method of claim 2 , wherein the pre-deposition process of the HDP-CVD process is conducted under a low frequency power of 4000W and a high frequency power of 2400W.
7. The method of claim 1 , wherein the liner layer comprises a material capable of reducing stress in the substrate around the trench.
8. The method of claim 1 , wherein the mask layer and the liner layer both comprise silicon nitride.
9. The method of claim 8 , further comprising forming a pad oxide layer before the mask layer is formed.
10. The method of claim 8 , wherein the mask layer is removed by using an etchant comprising hot phosphoric acid.
11. The method of claim 1 , further comprising forming a silicon oxide liner layer in the trench before the step of forming the liner layer in the trench.
12. The method of claim 11 , wherein the silicon oxide liner layer is formed with a thermal oxidation process.
13. The method of claim 1 , further comprising forming a silicon oxide liner layer on the liner layer.
14. The method of claim 1 , wherein removing a portion of the mask layer around the trench comprises performing an isotropic etching process.
15. The method of claim 1 , wherein the insulating material comprises silicon oxide.
16. A shallow trench isolation (STI) process, comprising:
forming a mask layer on a substrate;
forming a trench-like opening in the mask layer;
forming spacers on sidewalls of the trench-like opening;
forming a trench in the substrate with the mask layer and the spacers as a mask;
forming a thermal oxide layer on surfaces of the trench with a thermal oxidation process, such that bird”s beaks are formed under the spacers;
forming a liner layer in the trench;
removing the liner layer on a top portion of the trench;
filling an insulating material into the trench covering the liner layer remaining in the trench; and
removing the mask layer with an etchant, wherein the liner layer comprises a material that can also be etched by the etchant.
17. The method of claim 16 , wherein removing the liner layer on the top portion of the trench comprises performing a pre-deposition process of an HDP-CVD process.
18. The method of claim 17 , wherein the insulating material is filled with the same HDP-CVD process after the pre-deposition process.
19. The method of claim 17 , wherein reaction gases of pre-deposition process of the HDP-CVD process comprise O2, He and SiH4.
20. The method of claim 19 , wherein a flow rate of O2 is 215 sccm, a flow rate of He is 155 sccm, and a flow rate of SiH4 is 147 sccm
21. The method of claim 17 , wherein the pre-deposition process of the HDP-CVD process is conducted under a low frequency power of 4000W and a high frequency power of 2400W.
22. The method of claim 16 , wherein the liner layer comprises a material capable of reducing stress in the substrate around the trench.
23. The method of claim 16 , wherein the mask layer and the liner layer both comprise silicon nitride.
24. The method of claim 23 , wherein the mask layer is removed by using an etchant comprising hot phosphoric acid.
25. The method of claim 16 , further comprising forming a silicon oxide liner layer on the liner layer.
26. The method of claim 16 , wherein the insulating material comprises silicon oxide.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/248,164 US6750117B1 (en) | 2002-12-23 | 2002-12-23 | Shallow trench isolation process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/248,164 US6750117B1 (en) | 2002-12-23 | 2002-12-23 | Shallow trench isolation process |
Publications (2)
Publication Number | Publication Date |
---|---|
US6750117B1 US6750117B1 (en) | 2004-06-15 |
US20040121555A1 true US20040121555A1 (en) | 2004-06-24 |
Family
ID=32392321
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/248,164 Expired - Lifetime US6750117B1 (en) | 2002-12-23 | 2002-12-23 | Shallow trench isolation process |
Country Status (1)
Country | Link |
---|---|
US (1) | US6750117B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060134881A1 (en) * | 2004-12-17 | 2006-06-22 | Been-Jon Woo | Method of forming trench isolation device capable of reducing corner recess |
US20080124890A1 (en) * | 2006-06-27 | 2008-05-29 | Macronix International Co., Ltd. | Method for forming shallow trench isolation structure |
CN100413049C (en) * | 2005-12-05 | 2008-08-20 | 中芯国际集成电路制造(上海)有限公司 | STI channel filling method |
US20090023265A1 (en) * | 2004-05-15 | 2009-01-22 | Chang-Sup Mun | Etching solution for removal of oxide film, method for preparing the same, and method of fabricating semiconductor device |
US20110114948A1 (en) * | 2007-05-11 | 2011-05-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100461330B1 (en) * | 2002-07-19 | 2004-12-14 | 주식회사 하이닉스반도체 | Method for forming Shallow Trench Isolation of semiconductor device |
KR100476934B1 (en) * | 2002-10-10 | 2005-03-16 | 삼성전자주식회사 | Method of forming semiconductor device having trench device isolation layer |
US6921721B2 (en) * | 2003-10-24 | 2005-07-26 | Texas Instruments Incorporated | Post plasma clean process for a hardmask |
JP2005142481A (en) * | 2003-11-10 | 2005-06-02 | Nec Electronics Corp | Manufacturing method of semiconductor device |
US7015113B2 (en) * | 2004-04-01 | 2006-03-21 | Micron Technology, Inc. | Methods of forming trench isolation regions |
JP4564342B2 (en) | 2004-11-24 | 2010-10-20 | 大日本印刷株式会社 | Multilayer wiring board and manufacturing method thereof |
US7384869B2 (en) * | 2005-04-07 | 2008-06-10 | Texas Instruments Incorporated | Protection of silicon from phosphoric acid using thick chemical oxide |
US20070045717A1 (en) * | 2005-08-31 | 2007-03-01 | Stefano Parascandola | Charge-trapping memory device and method of production |
US8501632B2 (en) * | 2005-12-20 | 2013-08-06 | Infineon Technologies Ag | Methods of fabricating isolation regions of semiconductor devices and structures thereof |
US8936995B2 (en) | 2006-03-01 | 2015-01-20 | Infineon Technologies Ag | Methods of fabricating isolation regions of semiconductor devices and structures thereof |
US7811935B2 (en) * | 2006-03-07 | 2010-10-12 | Micron Technology, Inc. | Isolation regions and their formation |
US20070298583A1 (en) * | 2006-06-27 | 2007-12-27 | Macronix International Co., Ltd. | Method for forming a shallow trench isolation region |
JP5288814B2 (en) * | 2008-01-28 | 2013-09-11 | 株式会社東芝 | Manufacturing method of semiconductor device |
US20110115018A1 (en) * | 2009-11-13 | 2011-05-19 | Maxim Integrated Products, Inc. | Mos power transistor |
US8969958B1 (en) | 2009-11-13 | 2015-03-03 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with body extension region for poly field plate depletion assist |
US8963241B1 (en) | 2009-11-13 | 2015-02-24 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with poly field plate extension for depletion assist |
US8987818B1 (en) | 2009-11-13 | 2015-03-24 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with thin gate oxide and low gate charge |
US8946851B1 (en) | 2009-11-13 | 2015-02-03 | Maxim Integrated Products, Inc. | Integrated MOS power transistor with thin gate oxide and low gate charge |
US20110115019A1 (en) * | 2009-11-13 | 2011-05-19 | Maxim Integrated Products, Inc. | Cmos compatible low gate charge lateral mosfet |
US8349653B2 (en) | 2010-06-02 | 2013-01-08 | Maxim Integrated Products, Inc. | Use of device assembly for a generalization of three-dimensional metal interconnect technologies |
US10672748B1 (en) | 2010-06-02 | 2020-06-02 | Maxim Integrated Products, Inc. | Use of device assembly for a generalization of three-dimensional heterogeneous technologies integration |
US8765608B2 (en) * | 2012-05-01 | 2014-07-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming trenches |
US8673738B2 (en) | 2012-06-25 | 2014-03-18 | International Business Machines Corporation | Shallow trench isolation structures |
US20170076976A1 (en) * | 2015-09-16 | 2017-03-16 | Macronix International Co., Ltd. | Isolation structure and method for fabricating the same |
US9865495B2 (en) | 2015-11-05 | 2018-01-09 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5763315A (en) * | 1997-01-28 | 1998-06-09 | International Business Machines Corporation | Shallow trench isolation with oxide-nitride/oxynitride liner |
US5940717A (en) * | 1997-12-30 | 1999-08-17 | Siemens Aktiengesellschaft | Recessed shallow trench isolation structure nitride liner and method for making same |
US5981356A (en) * | 1997-07-28 | 1999-11-09 | Integrated Device Technology, Inc. | Isolation trenches with protected corners |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US6146974A (en) * | 1999-07-01 | 2000-11-14 | United Microelectronics Corp. | Method of fabricating shallow trench isolation (STI) |
US6200881B1 (en) * | 1999-07-23 | 2001-03-13 | Worldwide Semiconductor Manufacturing Corp. | Method of forming a shallow trench isolation |
US6207513B1 (en) * | 1999-11-02 | 2001-03-27 | Infineon Technologies North America Corp. | Spacer process to eliminate corner transistor device |
US6255194B1 (en) * | 1999-06-03 | 2001-07-03 | Samsung Electronics Co., Ltd. | Trench isolation method |
US20020003275A1 (en) * | 2000-07-10 | 2002-01-10 | Keum-Joo Lee | Shallow trench isolation type semiconductor device and method of the same |
US20020134754A1 (en) * | 2001-03-20 | 2002-09-26 | Samsung Electronics Co., Ltd. | Method for forming a shallow trench isolation |
US20020142550A1 (en) * | 2001-03-28 | 2002-10-03 | Keita Kumamoto | Semiconductor device and method of manufacturing the same |
US6500726B2 (en) * | 2000-08-01 | 2002-12-31 | Samsung Electronics Co., Ltd. | Shallow trench isolation type semiconductor device and method of forming the same |
US6576530B1 (en) * | 2002-10-01 | 2003-06-10 | Nanya Technology Corporation | Method of fabricating shallow trench isolation |
US20030143854A1 (en) * | 2002-01-28 | 2003-07-31 | Nanya Technology Corporation | Method of forming a shallow trench isolation in a semiconductor substrate |
-
2002
- 2002-12-23 US US10/248,164 patent/US6750117B1/en not_active Expired - Lifetime
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5763315A (en) * | 1997-01-28 | 1998-06-09 | International Business Machines Corporation | Shallow trench isolation with oxide-nitride/oxynitride liner |
US5981356A (en) * | 1997-07-28 | 1999-11-09 | Integrated Device Technology, Inc. | Isolation trenches with protected corners |
US5940717A (en) * | 1997-12-30 | 1999-08-17 | Siemens Aktiengesellschaft | Recessed shallow trench isolation structure nitride liner and method for making same |
US5989978A (en) * | 1998-07-16 | 1999-11-23 | Chartered Semiconductor Manufacturing, Ltd. | Shallow trench isolation of MOSFETS with reduced corner parasitic currents |
US6255194B1 (en) * | 1999-06-03 | 2001-07-03 | Samsung Electronics Co., Ltd. | Trench isolation method |
US6146974A (en) * | 1999-07-01 | 2000-11-14 | United Microelectronics Corp. | Method of fabricating shallow trench isolation (STI) |
US6200881B1 (en) * | 1999-07-23 | 2001-03-13 | Worldwide Semiconductor Manufacturing Corp. | Method of forming a shallow trench isolation |
US6207513B1 (en) * | 1999-11-02 | 2001-03-27 | Infineon Technologies North America Corp. | Spacer process to eliminate corner transistor device |
US20020003275A1 (en) * | 2000-07-10 | 2002-01-10 | Keum-Joo Lee | Shallow trench isolation type semiconductor device and method of the same |
US6500726B2 (en) * | 2000-08-01 | 2002-12-31 | Samsung Electronics Co., Ltd. | Shallow trench isolation type semiconductor device and method of forming the same |
US20020134754A1 (en) * | 2001-03-20 | 2002-09-26 | Samsung Electronics Co., Ltd. | Method for forming a shallow trench isolation |
US20020142550A1 (en) * | 2001-03-28 | 2002-10-03 | Keita Kumamoto | Semiconductor device and method of manufacturing the same |
US20030143854A1 (en) * | 2002-01-28 | 2003-07-31 | Nanya Technology Corporation | Method of forming a shallow trench isolation in a semiconductor substrate |
US6576530B1 (en) * | 2002-10-01 | 2003-06-10 | Nanya Technology Corporation | Method of fabricating shallow trench isolation |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090023265A1 (en) * | 2004-05-15 | 2009-01-22 | Chang-Sup Mun | Etching solution for removal of oxide film, method for preparing the same, and method of fabricating semiconductor device |
US20060134881A1 (en) * | 2004-12-17 | 2006-06-22 | Been-Jon Woo | Method of forming trench isolation device capable of reducing corner recess |
CN100413049C (en) * | 2005-12-05 | 2008-08-20 | 中芯国际集成电路制造(上海)有限公司 | STI channel filling method |
US20080124890A1 (en) * | 2006-06-27 | 2008-05-29 | Macronix International Co., Ltd. | Method for forming shallow trench isolation structure |
US20110114948A1 (en) * | 2007-05-11 | 2011-05-19 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US8629433B2 (en) * | 2007-05-11 | 2014-01-14 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US6750117B1 (en) | 2004-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6750117B1 (en) | Shallow trench isolation process | |
CN100375264C (en) | Shallow trench isolation structure and method for formation thereof | |
US5989978A (en) | Shallow trench isolation of MOSFETS with reduced corner parasitic currents | |
US6191004B1 (en) | Method of fabricating shallow trench isolation using high density plasma CVD | |
US7442620B2 (en) | Methods for forming a trench isolation structure with rounded corners in a silicon substrate | |
US6180493B1 (en) | Method for forming shallow trench isolation region | |
US6008106A (en) | Micro-trench oxidation by using rough oxide mask for field isolation | |
US6495430B1 (en) | Process for fabricating sharp corner-free shallow trench isolation structure | |
JPH11330227A (en) | Method and structure for forming trench isolating section | |
JPH09321132A (en) | Separating semiconductor device trench elements | |
JP3880466B2 (en) | Method for forming shallow trench isolation for thin silicon-on-insulator substrates | |
US6518148B1 (en) | Method for protecting STI structures with low etching rate liners | |
US20030203515A1 (en) | Method of forming a shallow trench isolation structure | |
JP2001044273A (en) | Manufacture of semiconductor device | |
US20070190742A1 (en) | Semiconductor device including shallow trench isolator and method of forming same | |
US6794266B2 (en) | Method for forming a trench isolation structure | |
US6251748B1 (en) | Method of manufacturing shallow trench isolation structure | |
KR100400254B1 (en) | Method for forming the semiconductor device | |
US6503815B1 (en) | Method for reducing stress and encroachment of sidewall oxide layer of shallow trench isolation | |
US6013559A (en) | Method of forming trench isolation | |
US20040072400A1 (en) | Method of forming a shallow trench isolation structure | |
KR100613372B1 (en) | Manufacturing method of sallow trench isolation in semiconductor device | |
US20030143817A1 (en) | Method of forming shallow trench isolation | |
KR100895825B1 (en) | Method for forming isolation layer in semiconductor device | |
KR100381849B1 (en) | Trench isolation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MACRONIX INTERNATIONAL CO., LTD, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HUNG, YUNG-TAI;CHEN, LEE-JEN;REEL/FRAME:013309/0623 Effective date: 20021030 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |