US20040133758A1 - Memory controller, interface device and method using a mode selection signal to support different types of memories - Google Patents
Memory controller, interface device and method using a mode selection signal to support different types of memories Download PDFInfo
- Publication number
- US20040133758A1 US20040133758A1 US10/739,005 US73900503A US2004133758A1 US 20040133758 A1 US20040133758 A1 US 20040133758A1 US 73900503 A US73900503 A US 73900503A US 2004133758 A1 US2004133758 A1 US 2004133758A1
- Authority
- US
- United States
- Prior art keywords
- data
- mode
- memory
- timing
- buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1694—Configuration of memory controller to different memory types
Definitions
- the present invention relates to a memory controller, and in particular to a memory control technique supporting a plurality of different specifications of random access memory (RAM).
- RAM random access memory
- DRAM dynamic RAM
- SDRAM synchronous DRAM
- PC personal computer
- DDR SDRAM double data rate SDRAM
- the data transfer timing for read and write operations is synchronized with the rising and falling edges of the clock signal or data strobe signal. Since SDRAM employs a rising edge of the clock signal, a memory controller designed for SDRAM is not applied to DDR SDRAM. Accordingly, it is desirable to provide compatibility for both SDRAM and DDR SDRAM within the same system.
- a semiconductor memory device selectively operating in a single data rate (SDR) mode and a DDR mode has been disclosed in Japanese Patent Application Unexamined Publication Kokai No. 10-302465. More specifically, the semiconductor memory device is provided with an operation controller which selects one of the SDR mode and the DDR mode depending on an external adjustment signal. When the SDR mode is selected, pulses are generated at timing corresponding to one edge of a system clock signal. In the case of the DDR mode selected, pulses are generated at timing corresponding to both edges of the system clock signal.
- the conventional mode selection mechanism is incorporated within the semiconductor memory device. Accordingly, memory manufacturing steps become complicated, resulting in increased cost of manufacturing. Taking into consideration progression of technical innovation in the field of memory, it is necessary to enhance general versatility and extensibility in a memory controller to handle different types of memory which may be developed in the future.
- An object of the present invention is to provide a memory controller and control method having general versatility and enhanced extensibility, allowing different types of memory devices to be supported.
- a memory controller separate from a memory device to be controlled is provided with a function of supporting different types of memory devices.
- a memory controller for controlling data communication with a memory device includes: a timing adjuster for adjusting timing of data transfer between the memory device and a data bus depending on a timing control signal; and a mode controller for controlling the timing control signal to meet timing requirement of the memory device depending on a mode selection signal inputted from outside.
- the memory controller may further include a level adjuster for adjusting a voltage level of data to be transferred between the memory device and the data bus depending on a type of the memory device.
- a memory controller for controlling data communication with a memory device includes: a timing adjuster for adjusting timing of data transfer between the memory device and a data bus depending on a timing control signal; and a mode controller for controlling the timing control signal to meet timing requirements of the memory device depending on a mode selection signal inputted from outside.
- the mode controller may select one of a clock signal and a data strobe signal as the timing control signal depending on the mode selection signal.
- the mode controller selects the clock signal to supply it as the timing control signal to the first buffer.
- the mode controller selects the data strobe signal to supply it as the timing control signal to the first and second buffers.
- the memory controller may further include a level adjuster for adjusting a voltage level of data to be transferred between the memory device and the data bus depending on a type of the memory device.
- a memory controller includes: a first buffer for capturing data at a rising edge of a timing control signal; a second buffer for capturing data at a falling edge of the timing control signal; and a mode controller for controlling the timing control signal to meet timing requirements of the memory device depending on a mode selection signal inputted from outside.
- a control method for controlling data communication with a memory device includes the steps of: a) capturing data in a first buffer at a rising edge of a timing control signal; b) capturing the data in a second buffer at a falling edge of the timing control signal; and c) controlling the timing control signal to meet timing requirements of the memory device depending on a mode selection signal inputted from outside.
- FIG. 1 is a schematic diagram showing a mode selection operation according to the present invention
- FIG. 2 is a block diagram showing an example of an information processing system employing a memory controller according to an embodiment of the present invention
- FIG. 3 is a block diagram showing internal circuits of the memory controller according to the embodiment shown in FIG. 2;
- FIG. 4 is a block diagram showing internal circuits of a data buffer in the memory controller of FIG. 3;
- FIGS. 5 A- 5 D are time charts showing a DDR-mode read operation in accordance with an embodiment of the invention.
- FIGS. 6 A- 6 C are time charts showing an SDR SDRAM-mode read operation in accordance with an embodiment of the invention.
- FIGS. 7 A- 7 D are time charts showing a DDR-mode write operation in accordance with an embodiment of the invention.
- FIGS. 8 A- 8 C are time charts showing an SDR SDRAM-mode write operation in accordance with an embodiment of the invention.
- a memory controller is designed to support a plurality of memories A, B, . . . , which have different specifications, for example, single data rate (SDR) synchronous RAM such as SDR SDRAM, double data rate RAM such as DDR SDRAM, static RAM (SRAM), DDR SRAM, and so on.
- SDR single data rate
- the memory controller can be set to a selected one of a plurality of internal states each corresponding to the different-type memories depending on a mode selection signal received from outside. The details of the memory controller will be described hereafter, taking as an example the case where both SDR SDRAM and DDR SDRAM are supported.
- an information processing system includes an interface section 1 , a CPU 2 , a memory 3 , and a flash memory 4 .
- the interface section 1 is composed of a memory controller 11 according to the present invention, device interfaces (I/F) to the CPU 2 , the flash RAM 4 , and PCI bus, and registers for function setting, memory form factor indication and the like.
- the CPU 2 performs data read and write of the memory 3 and flash RAM 4 through the interface section 1 .
- the memory 3 is one of SDR SDRAM and DDR SDRAM, which may be used as a work memory in the system.
- the flash RAM 4 may previously store necessary data such as programs and various control data.
- the interface section 1 and the CPU 2 may be formed as an integrated circuit on a single semiconductor substrate.
- the interface section 1 and the CPU 2 may be formed individually as an integrated circuit.
- the memory controller 11 is supplied with the mode selection signal. For example, when the mode selection signal is high, the internal state of the memory controller 11 is changed to SDR SDRAM mode and, when low, it is changed to DDR mode.
- the memory controller 11 allows data communication with the memory 3 without changing specifications of the CPU and DDR SDRAM.
- a delay-locked loop circuit 12 supplies the memory controller 11 with a necessary internal clock signal. Further, a power supply circuit (not shown) supplies the memory controller 11 with a power supply voltage.
- the memory controller 11 is provided with a control signal generator 31 , which supplies respective control signals to address/data switch 35 , address signal generator 34 , and data buffer 36 in response to control data received from selector 32 and refresh circuit 33 .
- the selector 32 determines an access mode from data and address data on an address/data bus to output access mode control data to the control signal generator 31 .
- the refresh circuit 33 generates refresh timing control data from data and address data on the address/data bus and outputs it to the control signal generator 31 .
- the CPU 2 supplies data and address data to the selector 32 , the refresh circuit 33 and the address/data switch 35 through the address/data bus.
- the address/data switch 35 divides data and address data on the address/data bus respectively to the data buffer 36 and the address signal generator 34 depending on the control signal from the control signal generator 31 .
- the address signal generator 34 inputs the address data from the address/data switch 35 to generate an address signal based on the control signal received from the control signal generator 31 .
- the address signal is output to the memory 3 .
- the data buffer 36 receives the mode switch signal from outside and further a clock signal and a data strobe signal from the control signal generator 31 .
- the data buffer 36 has a bidirectional data port and a bidirectional data strobe port, which are connected to the memory 3 through the level adjuster 37 .
- the data buffer 36 performs data input/output timing adjustment depending on which one of SDR SDRAM mode and DDR mode is selected, which will be described later. Therefore, the data buffer 36 may be referred to as a timing adjuster.
- the mode switch signal is high, the data buffer 36 is set to SDR SDRAM mode, allowing data read and write of SDR SDRAM.
- the mode switch signal is low, the data buffer 36 is set to DDR mode, allowing data read and write of DDR SDRAM.
- the level adjuster 37 includes two pairs of input and output amplifiers, the respective two pairs corresponding to the bidirectional data port and the bidirectional data strobe port of the data buffer 36 .
- Each pair of the input and output amplifiers is supplied with an input/output (I/O) power supply voltage depending on which one of SDR SDRAM and DDR SDRAM is connected as the memory 3 .
- I/O input/output
- the memory 3 is SDR SDRAM
- the voltage relationship related to I/O signals is set to a level of LVTTL (Low Voltage Transistor Transistor Logic).
- LVTTL Low Voltage Transistor Transistor Logic
- the voltage relationship related to I/O signals is set to a level of SSTL- 2 (Series Stub Termination Logic- 2 ).
- SSTL- 2 Series Stub Termination Logic- 2
- the data is output from the address/data switch 35 to the data buffer 36 , in which the output timing of the data is adjusted so as to meet the SDR SDRAM-mode requirement.
- the voltage level of data outputted from the data buffer 36 is adjusted to the LVTTL level by the level adjuster 37 and then the data is written onto the memory 3 (here, SDR SDRAM).
- the data is output from the address/data switch 35 to the data buffer 36 , in which the output timing of the data is adjusted so as to meet the DDR-mode requirement.
- the voltage level of the data and data strobe outputted from the data buffer 36 is adjusted to the SSTL-2 level by the level adjuster 37 .
- the data and the data strobe signals are output to the memory 3 (here, DDR SDRAM). In this manner, the data is written into the memory 3 .
- SDRS DRAM-mode read operation data read out from the memory 3 (here, SDR SDRAM) is adjusted in voltage to a CPU-side voltage level at the level adjuster 37 and then is adjusted in timing at the data buffer 36 .
- the timing-adjusted data is output from the data buffer 36 to the CPU 2 through the address/data switch 35 and the address/data bus.
- the data buffer 36 includes a mode controller 41 , a rising-edge buffer 42 , and a falling-edge buffer 43 .
- the mode controller 41 inputs the clock signal and data strobe signal from the control signal generator 31 and further inputs the mode switch signal from outside.
- the mode controller 41 supplies the clock signal to only the rising-edge buffer 42 . Accordingly, data received from the CPU 2 is captured and stored in the rising-edge buffer 42 at the rising edge of the clock signal, allowing transfer timing of the data to be adjusted so as to meet the SDR SDRAM requirement.
- the mode controller 41 supplies an input data strobe signal to both the rising-edge buffer 42 and the falling-edge buffer 43 and further outputs it as an output data strobe to the memory 3 through the level adjuster 37 . Accordingly, data received from the CPU 2 is captured and stored in the rising-edge buffer 42 at the rising edge of the data strobe signal and is captured and stored in the falling-edge buffer 43 at the falling edge of the data strobe signal, allowing transfer timing of the data to be adjusted so as to meet the DDR SDRAM requirement.
- the mode switch operation as described above may be implemented by a mode switch program running on a program-controlled processor.
- CAS column address strobe
- burst length BL is 4 .
- the CAS latency CL is defined as the number of clocks needed until data is issued at a point of time when a read command has issued.
- the burst length BL is defined as the number of consecutive data.
- the data strobe signal goes high for clock timing t3.
- first data D 0 from the DDR memory 3 is captured and stored in the rising-edge buffer 42 of the data buffer 36 .
- second data D 1 from the DDR memory 3 is captured and stored in the falling-edge buffer 43 of the data buffer 36 .
- the data strobe signal is not used in SDR SDRAM mode. Only a rising edge of the clock signal is used to read data from the SDRAM memory 3 . Accordingly, the falling-edge buffer 43 is not used in the SDR SDRAM mode.
- the first data D 0 is captured and stored in the rising-edge buffer 42 at clock timing t3.
- second data D 1 is captured and stored in the rising-edge buffer 42 at clock timing t4
- third data D 2 and fourth data D 3 are captured and stored in the rising-edge buffer 42 at clock timing t5 and t6, respectively.
- an input data strobe signal goes low during an initial or “preamble” portion of time at clock timing t1.
- the data strobe signal goes high synchronously with clock timing t2 and first data D 0 is output from the rising-edge buffer 42 of the data buffer 36 to the DDR memory 3 .
- second data D 1 is output from the falling-edge buffer 43 of the data buffer 36 to the DDR memory 3 .
- the data strobe signal is not used. Accordingly, when a write (W) command is issued at clock timing t0, first data D 0 is output from the rising-edge buffer 42 of the data buffer 36 to the DDR memory 3 . Similarly, second to fourth data D 1 -D 3 are sequentially written into the DDR memory 3 synchronously with clock timing t1 to t3 of the clock signal.
- W write
Abstract
A memory controller, interface (I/F) device and method for controlling data communication with a memory device are disclosed. The memory controller allows different types of memory devices to be supported. The memory controller has a first buffer for capturing data at a rising edge of a timing control signal and a second buffer for capturing data at a falling edge of the timing control signal. A mode controller controls or adjusts the timing control signal depending on which one of single data rate (SDR) synchronous dynamic random access memory (SDRAM) mode and double date rate (DDR) mode is selected in response to a mode selection or switch signal. In SDR SDRAM mode, a clock signal is supplied to only the first buffer. In DDR mode, a data strobe signal is supplied to both the first and second buffers. The memory controller may also include a level adjuster for adjusting voltage levels of signals transferred between the memory device and buffers.
Description
- This application is a division of co-pending application Ser. No. 09/880,938, filed on Jun. 15, 2001, the entire contents of which are hereby incorporated by reference.
- 1. Field of the Invention
- The present invention relates to a memory controller, and in particular to a memory control technique supporting a plurality of different specifications of random access memory (RAM).
- 2. Description of the Related Art
- With the increasing speed of central processing units (CPUs), the demand for high-speed dynamic RAM (DRAM) is growing and thereby various types of DRAM have been developed and put in use. A well-known type of DRAM is a synchronous DRAM (SDRAM), which transfers data synchronously with an external clock signal. In SDRAM, the data transfer timing for read and write operations is synchronized with the rising edge of the external clock signal. Current information processing systems such as personal computer (PC) systems are typically designed to use SDRAM.
- As next generation DRAM, there are considered a RAMBUS® DRAM for personal computers and a double data rate (DDR) SDRAM for servers. In DDR SDRAM, the data transfer timing for read and write operations is synchronized with the rising and falling edges of the clock signal or data strobe signal. Since SDRAM employs a rising edge of the clock signal, a memory controller designed for SDRAM is not applied to DDR SDRAM. Accordingly, it is desirable to provide compatibility for both SDRAM and DDR SDRAM within the same system.
- To provide such compatibility, a semiconductor memory device selectively operating in a single data rate (SDR) mode and a DDR mode has been disclosed in Japanese Patent Application Unexamined Publication Kokai No. 10-302465. More specifically, the semiconductor memory device is provided with an operation controller which selects one of the SDR mode and the DDR mode depending on an external adjustment signal. When the SDR mode is selected, pulses are generated at timing corresponding to one edge of a system clock signal. In the case of the DDR mode selected, pulses are generated at timing corresponding to both edges of the system clock signal.
- However, the conventional mode selection mechanism is incorporated within the semiconductor memory device. Accordingly, memory manufacturing steps become complicated, resulting in increased cost of manufacturing. Taking into consideration progression of technical innovation in the field of memory, it is necessary to enhance general versatility and extensibility in a memory controller to handle different types of memory which may be developed in the future.
- An object of the present invention is to provide a memory controller and control method having general versatility and enhanced extensibility, allowing different types of memory devices to be supported.
- According to the present invention, a memory controller separate from a memory device to be controlled is provided with a function of supporting different types of memory devices.
- According to an aspect of the present invention, a memory controller for controlling data communication with a memory device, includes: a timing adjuster for adjusting timing of data transfer between the memory device and a data bus depending on a timing control signal; and a mode controller for controlling the timing control signal to meet timing requirement of the memory device depending on a mode selection signal inputted from outside.
- The memory controller may further include a level adjuster for adjusting a voltage level of data to be transferred between the memory device and the data bus depending on a type of the memory device.
- According to an aspect of the present invention, a memory controller for controlling data communication with a memory device, includes: a timing adjuster for adjusting timing of data transfer between the memory device and a data bus depending on a timing control signal; and a mode controller for controlling the timing control signal to meet timing requirements of the memory device depending on a mode selection signal inputted from outside.
- The mode controller may select one of a clock signal and a data strobe signal as the timing control signal depending on the mode selection signal. In the case where the memory device is a synchronous RAM (random access memory), the mode controller selects the clock signal to supply it as the timing control signal to the first buffer. In the case where the memory device is a double data rate (DDR) synchronous RAM, the mode controller selects the data strobe signal to supply it as the timing control signal to the first and second buffers.
- The memory controller may further include a level adjuster for adjusting a voltage level of data to be transferred between the memory device and the data bus depending on a type of the memory device.
- According to another aspect of the present invention, a memory controller includes: a first buffer for capturing data at a rising edge of a timing control signal; a second buffer for capturing data at a falling edge of the timing control signal; and a mode controller for controlling the timing control signal to meet timing requirements of the memory device depending on a mode selection signal inputted from outside.
- According to another aspect of the present invention, a control method for controlling data communication with a memory device, includes the steps of: a) capturing data in a first buffer at a rising edge of a timing control signal; b) capturing the data in a second buffer at a falling edge of the timing control signal; and c) controlling the timing control signal to meet timing requirements of the memory device depending on a mode selection signal inputted from outside.
- FIG. 1 is a schematic diagram showing a mode selection operation according to the present invention;
- FIG. 2 is a block diagram showing an example of an information processing system employing a memory controller according to an embodiment of the present invention;
- FIG. 3 is a block diagram showing internal circuits of the memory controller according to the embodiment shown in FIG. 2;
- FIG. 4 is a block diagram showing internal circuits of a data buffer in the memory controller of FIG. 3;
- FIGS.5A-5D are time charts showing a DDR-mode read operation in accordance with an embodiment of the invention;
- FIGS.6A-6C are time charts showing an SDR SDRAM-mode read operation in accordance with an embodiment of the invention;
- FIGS.7A-7D are time charts showing a DDR-mode write operation in accordance with an embodiment of the invention; and
- FIGS.8A-8C are time charts showing an SDR SDRAM-mode write operation in accordance with an embodiment of the invention.
- Referring to FIG. 1, a memory controller according to the present invention is designed to support a plurality of memories A, B, . . . , which have different specifications, for example, single data rate (SDR) synchronous RAM such as SDR SDRAM, double data rate RAM such as DDR SDRAM, static RAM (SRAM), DDR SRAM, and so on. The memory controller can be set to a selected one of a plurality of internal states each corresponding to the different-type memories depending on a mode selection signal received from outside. The details of the memory controller will be described hereafter, taking as an example the case where both SDR SDRAM and DDR SDRAM are supported.
- System Configuration
- Referring to FIG. 2, an information processing system includes an
interface section 1, aCPU 2, amemory 3, and aflash memory 4. Theinterface section 1 is composed of amemory controller 11 according to the present invention, device interfaces (I/F) to theCPU 2, theflash RAM 4, and PCI bus, and registers for function setting, memory form factor indication and the like. TheCPU 2 performs data read and write of thememory 3 andflash RAM 4 through theinterface section 1. In this example, thememory 3 is one of SDR SDRAM and DDR SDRAM, which may be used as a work memory in the system. Theflash RAM 4 may previously store necessary data such as programs and various control data. - The
interface section 1 and theCPU 2 may be formed as an integrated circuit on a single semiconductor substrate. Theinterface section 1 and theCPU 2 may be formed individually as an integrated circuit. As described before, thememory controller 11 is supplied with the mode selection signal. For example, when the mode selection signal is high, the internal state of thememory controller 11 is changed to SDR SDRAM mode and, when low, it is changed to DDR mode. - Accordingly, even if the
memory 3 is changed from SDR SDRAM to DDR SDRAM, thememory controller 11 allows data communication with thememory 3 without changing specifications of the CPU and DDR SDRAM. - Memory Controller
- Referring to FIG. 3, a delay-locked
loop circuit 12 supplies thememory controller 11 with a necessary internal clock signal. Further, a power supply circuit (not shown) supplies thememory controller 11 with a power supply voltage. - The
memory controller 11 is provided with acontrol signal generator 31, which supplies respective control signals to address/data switch 35,address signal generator 34, anddata buffer 36 in response to control data received fromselector 32 andrefresh circuit 33. Theselector 32 determines an access mode from data and address data on an address/data bus to output access mode control data to thecontrol signal generator 31. Therefresh circuit 33 generates refresh timing control data from data and address data on the address/data bus and outputs it to thecontrol signal generator 31. - The
CPU 2 supplies data and address data to theselector 32, therefresh circuit 33 and the address/data switch 35 through the address/data bus. The address/data switch 35 divides data and address data on the address/data bus respectively to thedata buffer 36 and theaddress signal generator 34 depending on the control signal from thecontrol signal generator 31. Theaddress signal generator 34 inputs the address data from the address/data switch 35 to generate an address signal based on the control signal received from thecontrol signal generator 31. The address signal is output to thememory 3. - The
data buffer 36 receives the mode switch signal from outside and further a clock signal and a data strobe signal from thecontrol signal generator 31. Thedata buffer 36 has a bidirectional data port and a bidirectional data strobe port, which are connected to thememory 3 through the level adjuster 37. Thedata buffer 36 performs data input/output timing adjustment depending on which one of SDR SDRAM mode and DDR mode is selected, which will be described later. Therefore, thedata buffer 36 may be referred to as a timing adjuster. Here, when the mode switch signal is high, thedata buffer 36 is set to SDR SDRAM mode, allowing data read and write of SDR SDRAM. When the mode switch signal is low, thedata buffer 36 is set to DDR mode, allowing data read and write of DDR SDRAM. - The level adjuster37 includes two pairs of input and output amplifiers, the respective two pairs corresponding to the bidirectional data port and the bidirectional data strobe port of the
data buffer 36. Each pair of the input and output amplifiers is supplied with an input/output (I/O) power supply voltage depending on which one of SDR SDRAM and DDR SDRAM is connected as thememory 3. In the case where thememory 3 is SDR SDRAM, the voltage relationship related to I/O signals is set to a level of LVTTL (Low Voltage Transistor Transistor Logic). On the other hand, in the case where thememory 3 is DDR SDRAM, the voltage relationship related to I/O signals is set to a level of SSTL-2 (Series Stub Termination Logic-2). Such a level interface circuit supporting both LVTTL and SSTL has been disclosed in Japanese Patent Application Unexamined Publication Kokai No. 11-88146. - In SDR SDRAM-mode write operation, the data is output from the address/data switch35 to the
data buffer 36, in which the output timing of the data is adjusted so as to meet the SDR SDRAM-mode requirement. The voltage level of data outputted from thedata buffer 36 is adjusted to the LVTTL level by the level adjuster 37 and then the data is written onto the memory 3 (here, SDR SDRAM). - In DDR-mode write operation, the data is output from the address/data switch35 to the
data buffer 36, in which the output timing of the data is adjusted so as to meet the DDR-mode requirement. The voltage level of the data and data strobe outputted from thedata buffer 36 is adjusted to the SSTL-2 level by the level adjuster 37. Thereafter, the data and the data strobe signals are output to the memory 3 (here, DDR SDRAM). In this manner, the data is written into thememory 3. - In SDRS DRAM-mode read operation, data read out from the memory3 (here, SDR SDRAM) is adjusted in voltage to a CPU-side voltage level at the level adjuster 37 and then is adjusted in timing at the
data buffer 36. The timing-adjusted data is output from thedata buffer 36 to theCPU 2 through the address/data switch 35 and the address/data bus. - Data Buffer
- Referring to FIG. 4, the
data buffer 36 includes amode controller 41, a rising-edge buffer 42, and a falling-edge buffer 43. Themode controller 41 inputs the clock signal and data strobe signal from thecontrol signal generator 31 and further inputs the mode switch signal from outside. - When the mode switch signal is high, that is, in SDRS DRAM mode, the
mode controller 41 supplies the clock signal to only the rising-edge buffer 42. Accordingly, data received from theCPU 2 is captured and stored in the rising-edge buffer 42 at the rising edge of the clock signal, allowing transfer timing of the data to be adjusted so as to meet the SDR SDRAM requirement. - When the mode switch signal is low, that is, in DDR mode, the
mode controller 41 supplies an input data strobe signal to both the rising-edge buffer 42 and the falling-edge buffer 43 and further outputs it as an output data strobe to thememory 3 through the level adjuster 37. Accordingly, data received from theCPU 2 is captured and stored in the rising-edge buffer 42 at the rising edge of the data strobe signal and is captured and stored in the falling-edge buffer 43 at the falling edge of the data strobe signal, allowing transfer timing of the data to be adjusted so as to meet the DDR SDRAM requirement. - The mode switch operation as described above may be implemented by a mode switch program running on a program-controlled processor.
- Hereafter, read and write operations and mode switch operation will be described with reference to FIGS.5-8, taking as an example the case where CAS (column address strobe) latency CL is 2 and burst length BL is 4. The CAS latency CL is defined as the number of clocks needed until data is issued at a point of time when a read command has issued. The burst length BL is defined as the number of consecutive data.
- DDR-Mode Read Operation
- Referring to FIGS.5A-5D, when a read (R) command is issued at clock timing to, a data strobe signal from the
DDR memory 3 goes low during an initial or “preamble” portion of time at clock timing t2, which is two clocks after the read command is issued, because of CL=2. After a lapse of one clock, the data strobe signal goes high for clock timing t3. At the rising edge of the data strobe signal, first data D0 from theDDR memory 3 is captured and stored in the rising-edge buffer 42 of thedata buffer 36. Subsequently, when the data strobe signal goes low between t3 and t4, second data D1 from theDDR memory 3 is captured and stored in the falling-edge buffer 43 of thedata buffer 36. - Similarly, at the next rising edge of the data strobe signal for clock timing t4, third data D2 from the
DDR memory 3 is captured and stored in the rising-edge buffer 42 of thedata buffer 36. Subsequently, at the next falling edge of the data strobe signal between t4 and t5, fourth data D3 from theDDR memory 3 is captured and stored in the falling-edge buffer 43 of thedata buffer 36. - SDR SDRAM-Mode Read Operation
- Referring to FIGS.6A-6C, in SDR SDRAM mode, the data strobe signal is not used. Only a rising edge of the clock signal is used to read data from the
SDRAM memory 3. Accordingly, the falling-edge buffer 43 is not used in the SDR SDRAM mode. - More specifically, when a read (R) command is issued at clock timing t0, first data D0 is output from the
DDR memory 3 at clock timing t2, which is two clocks after the read command is issued, because of CL=2. The first data D0 is captured and stored in the rising-edge buffer 42 at clock timing t3. Similarly, second data D1 is captured and stored in the rising-edge buffer 42 at clock timing t4, and subsequently third data D2 and fourth data D3 are captured and stored in the rising-edge buffer 42 at clock timing t5 and t6, respectively. - SDR SDRAM-Mode Write Operation
- Referring to FIGS.7A-7D, when a write (W) command is issued at clock timing to, an input data strobe signal goes low during an initial or “preamble” portion of time at clock timing t1. After a lapse of one clock, the data strobe signal goes high synchronously with clock timing t2 and first data D0 is output from the rising-
edge buffer 42 of thedata buffer 36 to theDDR memory 3. Subsequently, when the data strobe signal goes low between t2 and t3, second data D1 is output from the falling-edge buffer 43 of thedata buffer 36 to theDDR memory 3. In this manner, a predetermined number of data D0-D3 (here, BL=4) are written into theDDR memory 3 while synchronizing the data strobe signal with the clock signal. - SDRAM-Mode Write Operation
- Referring to FIGS.8A-8C, in SDRS DRAM mode, the data strobe signal is not used. Accordingly, when a write (W) command is issued at clock timing t0, first data D0 is output from the rising-
edge buffer 42 of thedata buffer 36 to theDDR memory 3. Similarly, second to fourth data D1-D3 are sequentially written into theDDR memory 3 synchronously with clock timing t1 to t3 of the clock signal. - As described above, in SDR SDRAM mode, no data strobe signal is used and therefore the
mode controller 41 does not supply the data strobe signal to the rising-edge and falling edge buffers 42 and 43. Accordingly, there is no need of masking control of the data strobe signal. - In the above embodiment, the case of DRAM was described. However, the present invention can be also applied to the case of SRAM because DDR-SRAM is available. Further, the present invention can be also applied to the case of three or more types of memories.
Claims (4)
1. A memory controller for controlling data communication of a plurality of memory device types, comprising:
a timing adjuster for adjusting buffer timing of data transfer between a memory device and a data bus by controlling a timing control signal,
said timing adjuster including
a mode controller for controlling the timing control signal to meet timing requirements of each of a plurality of memory device types of a different data rate type depending on a mode selection signal inputted from outside, wherein,
the mode selection signal is based on the data rate type of the memory device type connected to the memory controller.
2. The memory controller according to claim 1 , further comprising:
a level adjuster for adjusting a voltage level of data to be transferred between the memory device and the data bus depending on the type of the memory device.
3. An interface device connecting a processor and a memory device, comprising:
a memory controller for controlling data communication with the memory device,
wherein the memory controller comprises
a timing adjuster for adjusting timing of data transfer between the memory device and a data bus by controlling a buffer timing control signal,
said timing adjuster including a mode controller for controlling the timing control signal to meet timing requirements of a selected one of a plurality memory device types of different data rate type, depending on a mode selection signal inputted from outside.
4. The interface device according to claim 3 , wherein the interface device and the processor are formed on a single semiconductor chip as an integrated circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/739,005 US20040133758A1 (en) | 2000-06-16 | 2003-12-19 | Memory controller, interface device and method using a mode selection signal to support different types of memories |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000181932A JP2002007200A (en) | 2000-06-16 | 2000-06-16 | Memory controller and operation switching method and interface device and semiconductor integrated chip and recording medium |
JP2000-181932 | 2000-06-16 | ||
US09/880,938 US6795906B2 (en) | 2000-06-16 | 2001-06-15 | Memory controller, interface device and method using a mode selection signal to support different types of memories |
US10/739,005 US20040133758A1 (en) | 2000-06-16 | 2003-12-19 | Memory controller, interface device and method using a mode selection signal to support different types of memories |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/880,938 Division US6795906B2 (en) | 2000-06-16 | 2001-06-15 | Memory controller, interface device and method using a mode selection signal to support different types of memories |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040133758A1 true US20040133758A1 (en) | 2004-07-08 |
Family
ID=18682786
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/880,938 Expired - Fee Related US6795906B2 (en) | 2000-06-16 | 2001-06-15 | Memory controller, interface device and method using a mode selection signal to support different types of memories |
US10/739,005 Abandoned US20040133758A1 (en) | 2000-06-16 | 2003-12-19 | Memory controller, interface device and method using a mode selection signal to support different types of memories |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/880,938 Expired - Fee Related US6795906B2 (en) | 2000-06-16 | 2001-06-15 | Memory controller, interface device and method using a mode selection signal to support different types of memories |
Country Status (4)
Country | Link |
---|---|
US (2) | US6795906B2 (en) |
JP (1) | JP2002007200A (en) |
KR (1) | KR20010113496A (en) |
CN (1) | CN1172247C (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070050550A1 (en) * | 2005-09-01 | 2007-03-01 | Farrell Todd D | Techniques for dynamically selecting an input buffer |
US20070067598A1 (en) * | 2004-07-12 | 2007-03-22 | Akihisa Fujimoto | Storage device and host apparatus |
US20080065786A1 (en) * | 2006-09-08 | 2008-03-13 | International Business Machines Corporation | Increased performance using mixed memory types |
US20080111586A1 (en) * | 2006-11-09 | 2008-05-15 | Kuo-Jen Kuo | Method for determining a memory type and related electronic device |
US8327104B2 (en) * | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US20130286737A1 (en) * | 2006-12-29 | 2013-10-31 | Jeon-Taek Im | Nand flash memory having c/a pin and flash memory system including the same |
US20140237162A1 (en) * | 2013-02-15 | 2014-08-21 | Lsi Corporation | Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer |
US9229888B1 (en) * | 2012-07-30 | 2016-01-05 | Altera Corporation | Area-efficient dynamically-configurable memory controller |
US20200192587A1 (en) * | 2018-12-18 | 2020-06-18 | SK Hynix Inc. | Smart vehicle system |
US10884639B2 (en) * | 2017-02-27 | 2021-01-05 | Qualcomm Incorporated | Providing single data rate (SDR) mode or double data rate (DDR) mode for the command and address (CA) bus of registering clock drive (RCD) for dynamic random access memory (DRAM) |
US20210405684A1 (en) * | 2011-05-17 | 2021-12-30 | Rambus Inc. | Memory system using asymmetric source-synchronous clocking |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4722305B2 (en) * | 2001-02-27 | 2011-07-13 | 富士通セミコンダクター株式会社 | Memory system |
US6889335B2 (en) * | 2001-04-07 | 2005-05-03 | Hewlett-Packard Development Company, L.P. | Memory controller receiver circuitry with tri-state noise immunity |
US6633965B2 (en) | 2001-04-07 | 2003-10-14 | Eric M. Rentschler | Memory controller with 1×/M× read capability |
US6678811B2 (en) * | 2001-04-07 | 2004-01-13 | Hewlett-Packard Development Company, L.P. | Memory controller with 1X/MX write capability |
US6392946B1 (en) * | 2001-05-15 | 2002-05-21 | Leadtek Research Inc. | SDR and QDR converter and interface card, motherboard and memory module interface using the same |
US7058778B2 (en) * | 2001-08-30 | 2006-06-06 | Micron Technology, Inc. | Memory controllers having pins with selectable functionality |
WO2003020748A1 (en) * | 2001-08-31 | 2003-03-13 | Btg International Limited | Anti-cancer cyclopenta[g]quinazoline compounds |
US7000065B2 (en) | 2002-01-02 | 2006-02-14 | Intel Corporation | Method and apparatus for reducing power consumption in a memory bus interface by selectively disabling and enabling sense amplifiers |
US6766410B1 (en) * | 2002-01-08 | 2004-07-20 | 3Dlabs, Inc., Ltd. | System and method for reordering fragment data based upon rasterization direction |
CN1324706C (en) * | 2002-11-07 | 2007-07-04 | 上海贝岭股份有限公司 | Multifunctional pin circuit |
KR100929143B1 (en) | 2002-12-13 | 2009-12-01 | 삼성전자주식회사 | Computer and its control method |
US6920524B2 (en) | 2003-02-03 | 2005-07-19 | Micron Technology, Inc. | Detection circuit for mixed asynchronous and synchronous memory operation |
US7177379B1 (en) | 2003-04-29 | 2007-02-13 | Advanced Micro Devices, Inc. | DDR on-the-fly synchronization |
US7634623B2 (en) * | 2003-08-29 | 2009-12-15 | Micron Technology, Inc. | Method and apparatus for self-timed data ordering for multi-data rate memories and system incorporating same |
US20050071707A1 (en) * | 2003-09-30 | 2005-03-31 | Hampel Craig E. | Integrated circuit with bi-modal data strobe |
US6940768B2 (en) | 2003-11-04 | 2005-09-06 | Agere Systems Inc. | Programmable data strobe offset with DLL for double data rate (DDR) RAM memory |
US7243254B1 (en) * | 2003-11-05 | 2007-07-10 | Lsi Corporation | Low power memory controller that is adaptable to either double data rate DRAM or single data rate synchronous DRAM circuits |
CN100447755C (en) * | 2003-12-19 | 2008-12-31 | 松下电器产业株式会社 | Recording device control apparatus |
CN1315016C (en) * | 2004-03-23 | 2007-05-09 | 纬创资通股份有限公司 | Method and structure for making DDR2 or DDR1 share one main machine board |
US7406572B1 (en) | 2004-03-26 | 2008-07-29 | Cypress Semiconductor Corp. | Universal memory circuit architecture supporting multiple memory interface options |
US6999354B2 (en) * | 2004-04-27 | 2006-02-14 | Arm Physical Ip, Inc. | Dynamically adaptable memory |
US7129753B2 (en) * | 2004-05-26 | 2006-10-31 | Infineon Technologies Ag | Chip to chip interface |
KR100546418B1 (en) * | 2004-07-27 | 2006-01-26 | 삼성전자주식회사 | Non-volatile memory device performing double data rate operation in reading operation and method thereof |
US8099638B2 (en) * | 2004-11-12 | 2012-01-17 | Ati Technologies Ulc | Apparatus and methods for tuning a memory interface |
US20060143371A1 (en) * | 2004-12-28 | 2006-06-29 | Rudelic John C | Integrated memory management apparatus, systems, and methods |
KR100704037B1 (en) * | 2005-04-15 | 2007-04-04 | 삼성전자주식회사 | Data storage device with a different kind of non-volatile memories and operating method therefor |
KR101128253B1 (en) * | 2005-04-21 | 2012-03-23 | 엘지전자 주식회사 | Apparatus and Method for disposing stream data |
KR100755371B1 (en) * | 2005-05-03 | 2007-09-04 | 삼성전자주식회사 | Semiconductor memory device and data output strobe signal generating method thereof |
EP2011122A2 (en) * | 2006-04-24 | 2009-01-07 | SanDisk Corporation | High-performance flash memory data transfer |
US7596147B2 (en) * | 2006-06-28 | 2009-09-29 | Agere Systems Inc. | Apparatus and method for fractional processing of cells in a communications system |
US8140738B2 (en) * | 2006-07-20 | 2012-03-20 | Stmicroelectronics Pvt. Ltd. | Flash memory interface device |
CN100545584C (en) * | 2006-08-10 | 2009-09-30 | 上海神力科技有限公司 | Be applied to the humidity temperature pickup of fuel cell |
US7900079B2 (en) | 2006-08-11 | 2011-03-01 | International Business Machines Corporation | Data capture window synchronizing method for generating data bit sequences and adjusting capture window on parallel data paths |
JP4959264B2 (en) | 2006-09-15 | 2012-06-20 | 株式会社リコー | Memory control device |
CN101617371B (en) | 2007-02-16 | 2014-03-26 | 莫塞德技术公司 | Non-volatile semiconductor memory having multiple external power supplies |
US20100180143A1 (en) * | 2007-04-19 | 2010-07-15 | Rambus Inc. | Techniques for improved timing control of memory devices |
US7508723B2 (en) * | 2007-05-24 | 2009-03-24 | Entorian Technologies, Lp | Buffered memory device |
JP5106942B2 (en) * | 2007-07-31 | 2012-12-26 | ルネサスエレクトロニクス株式会社 | Memory read control circuit |
KR101296361B1 (en) | 2007-08-24 | 2013-08-14 | 삼성전자주식회사 | Data strobe buffer and memory system |
CN101802795B (en) * | 2007-09-14 | 2013-03-13 | 富士通株式会社 | Information processing unit and method for controlling the same |
US7969799B2 (en) * | 2007-10-09 | 2011-06-28 | Lsi Corporation | Multiple memory standard physical layer macro function |
JP5562329B2 (en) * | 2008-07-01 | 2014-07-30 | エルエスアイ コーポレーション | Method and apparatus for interfacing between a flash memory controller and a flash memory array |
US8402208B2 (en) * | 2009-10-06 | 2013-03-19 | Dell Products L.P. | Configurable memory controller/memory module communication system |
JP5454702B2 (en) * | 2010-11-02 | 2014-03-26 | 富士通株式会社 | Integrated circuit, voltage value acquisition method, and transmission / reception system |
KR101665611B1 (en) * | 2012-05-08 | 2016-10-12 | 마벨 월드 트레이드 리미티드 | Computer system and method of memory management |
US9304953B2 (en) * | 2012-06-29 | 2016-04-05 | Cypress Semiconductor Corporation | Memory controller devices, systems and methods for translating memory requests between first and second formats for high reliability memory devices |
US9317410B2 (en) | 2013-03-15 | 2016-04-19 | International Business Machines Corporation | Testing functional correctness and idempotence of software automation scripts |
CN104239252A (en) * | 2013-06-21 | 2014-12-24 | 华为技术有限公司 | Data transmission method, device and system of data storage system |
US11735237B2 (en) | 2019-02-27 | 2023-08-22 | Rambus Inc. | Low power memory with on-demand bandwidth boost |
US11630785B2 (en) * | 2020-11-03 | 2023-04-18 | Western Digital Technologies, Inc. | Data storage with improved data transfer |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6023175A (en) * | 1997-09-04 | 2000-02-08 | Fujitsu Limited | Level interface circuit |
US6060916A (en) * | 1997-04-22 | 2000-05-09 | Samsung Electronics, Co., Ltd. | Operation controller for a semiconductor memory device |
US6094375A (en) * | 1997-12-30 | 2000-07-25 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having multiple data rate mode capability and methods of operating same |
US6151271A (en) * | 1998-01-23 | 2000-11-21 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual rate mode operation and methods of operating same |
US6279073B1 (en) * | 1999-09-30 | 2001-08-21 | Silicon Graphics, Inc. | Configurable synchronizer for double data rate synchronous dynamic random access memory |
US6335901B1 (en) * | 1999-08-31 | 2002-01-01 | Hitachi, Ltd. | Semiconductor device |
US6337832B1 (en) * | 1998-06-10 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Operable synchronous semiconductor memory device switching between single data rate mode and double data rate mode |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04326140A (en) | 1991-04-26 | 1992-11-16 | Toshiba Corp | Memory controller |
JPH1168879A (en) | 1997-08-20 | 1999-03-09 | Sony Corp | Communication circuit and communication circuit control program |
US6005412A (en) | 1998-04-08 | 1999-12-21 | S3 Incorporated | AGP/DDR interfaces for full swing and reduced swing (SSTL) signals on an integrated circuit chip |
US6094727A (en) * | 1998-06-23 | 2000-07-25 | Micron Technology, Inc. | Method and apparatus for controlling the data rate of a clocking circuit |
JP2000163965A (en) * | 1998-11-27 | 2000-06-16 | Mitsubishi Electric Corp | Synchronous semiconductor storage |
US6347367B1 (en) | 1999-01-29 | 2002-02-12 | International Business Machines Corp. | Data bus structure for use with multiple memory storage and driver receiver technologies and a method of operating such structures |
-
2000
- 2000-06-16 JP JP2000181932A patent/JP2002007200A/en active Pending
-
2001
- 2001-06-15 US US09/880,938 patent/US6795906B2/en not_active Expired - Fee Related
- 2001-06-15 KR KR1020010033737A patent/KR20010113496A/en not_active Application Discontinuation
- 2001-06-16 CN CNB011233958A patent/CN1172247C/en not_active Expired - Fee Related
-
2003
- 2003-12-19 US US10/739,005 patent/US20040133758A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6060916A (en) * | 1997-04-22 | 2000-05-09 | Samsung Electronics, Co., Ltd. | Operation controller for a semiconductor memory device |
US6023175A (en) * | 1997-09-04 | 2000-02-08 | Fujitsu Limited | Level interface circuit |
US6094375A (en) * | 1997-12-30 | 2000-07-25 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having multiple data rate mode capability and methods of operating same |
US6151271A (en) * | 1998-01-23 | 2000-11-21 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual rate mode operation and methods of operating same |
US6337832B1 (en) * | 1998-06-10 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Operable synchronous semiconductor memory device switching between single data rate mode and double data rate mode |
US6335901B1 (en) * | 1999-08-31 | 2002-01-01 | Hitachi, Ltd. | Semiconductor device |
US6279073B1 (en) * | 1999-09-30 | 2001-08-21 | Silicon Graphics, Inc. | Configurable synchronizer for double data rate synchronous dynamic random access memory |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9244620B2 (en) | 2004-07-12 | 2016-01-26 | Kabushiki Kaisha Toshiba | Storage device including flash memory and capable of predicting storage device performance based on performance parameters |
US20070067598A1 (en) * | 2004-07-12 | 2007-03-22 | Akihisa Fujimoto | Storage device and host apparatus |
US8832361B2 (en) | 2004-07-12 | 2014-09-09 | Kabushiki Kaisha Toshiba | Storage device including flash memory and capable of predicting storage device performance based on performance parameters |
US9026723B2 (en) | 2004-07-12 | 2015-05-05 | Kabushiki Kaisha Toshiba | Storage device including flash memory and capable of predicting storage device performance based on performance parameters |
USRE47638E1 (en) | 2004-07-12 | 2019-10-08 | Toshiba Memory Corporation | Storage device including flash memory and capable of predicting storage device performance based on performance parameters |
US7953950B2 (en) | 2004-07-12 | 2011-05-31 | Kabushiki Kaisha Toshiba | Storage device including flash memory and capable of predicting storage device performance |
EP1769331B1 (en) * | 2004-07-12 | 2011-06-29 | Kabushiki Kaisha Toshiba | Storage device and host apparatus |
US20110202712A1 (en) * | 2004-07-12 | 2011-08-18 | Akihisa Fujimoto | Storage device including flash memory and capable of predicting storage device performance |
US8539140B2 (en) | 2004-07-12 | 2013-09-17 | Kabushiki Kaisha Toshiba | Storage device including flash memory and capable of predicting storage device performance based on performance parameters |
US20070050550A1 (en) * | 2005-09-01 | 2007-03-01 | Farrell Todd D | Techniques for dynamically selecting an input buffer |
US8327104B2 (en) * | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US20080065786A1 (en) * | 2006-09-08 | 2008-03-13 | International Business Machines Corporation | Increased performance using mixed memory types |
US7516293B2 (en) * | 2006-09-08 | 2009-04-07 | International Business Machines Corporation | Increased performance using mixed memory types |
CN101140793B (en) * | 2006-09-08 | 2010-06-23 | 国际商业机器公司 | Computing system, memory unit and method for providing memory to computing basic facility |
US20080111586A1 (en) * | 2006-11-09 | 2008-05-15 | Kuo-Jen Kuo | Method for determining a memory type and related electronic device |
US20130286737A1 (en) * | 2006-12-29 | 2013-10-31 | Jeon-Taek Im | Nand flash memory having c/a pin and flash memory system including the same |
US9159438B2 (en) * | 2006-12-29 | 2015-10-13 | Samsung Electronics, Co., Ltd. | NAND flash memory having C/A pin and flash memory system including the same |
US11953934B2 (en) * | 2011-05-17 | 2024-04-09 | Rambus Inc. | Memory system using asymmetric source-synchronous clocking |
US20210405684A1 (en) * | 2011-05-17 | 2021-12-30 | Rambus Inc. | Memory system using asymmetric source-synchronous clocking |
US9229888B1 (en) * | 2012-07-30 | 2016-01-05 | Altera Corporation | Area-efficient dynamically-configurable memory controller |
US9081666B2 (en) * | 2013-02-15 | 2015-07-14 | Seagate Technology Llc | Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer |
US9262084B2 (en) | 2013-02-15 | 2016-02-16 | Seagate Technologies Llc | Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer |
US20140237162A1 (en) * | 2013-02-15 | 2014-08-21 | Lsi Corporation | Non-volatile memory channel control using a general purpose programmable processor in combination with a low level programmable sequencer |
US10884639B2 (en) * | 2017-02-27 | 2021-01-05 | Qualcomm Incorporated | Providing single data rate (SDR) mode or double data rate (DDR) mode for the command and address (CA) bus of registering clock drive (RCD) for dynamic random access memory (DRAM) |
US20200192587A1 (en) * | 2018-12-18 | 2020-06-18 | SK Hynix Inc. | Smart vehicle system |
US11068179B2 (en) * | 2018-12-18 | 2021-07-20 | SK Hynix Inc. | Smart vehicle system with data processing apparatus |
Also Published As
Publication number | Publication date |
---|---|
JP2002007200A (en) | 2002-01-11 |
US20010054135A1 (en) | 2001-12-20 |
CN1172247C (en) | 2004-10-20 |
KR20010113496A (en) | 2001-12-28 |
CN1337718A (en) | 2002-02-27 |
US6795906B2 (en) | 2004-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6795906B2 (en) | Memory controller, interface device and method using a mode selection signal to support different types of memories | |
JP4070051B2 (en) | Data masking method and circuit for semiconductor memory device, and semiconductor memory device having the circuit | |
US6459651B1 (en) | Semiconductor memory device having data masking pin and memory system including the same | |
US5926838A (en) | Interface for high speed memory | |
US6611905B1 (en) | Memory interface with programable clock to output time based on wide range of receiver loads | |
US7886122B2 (en) | Method and circuit for transmitting a memory clock signal | |
KR100711100B1 (en) | Memory module and memory system including the same | |
US6075393A (en) | Clock synchronous semiconductor device system and semiconductor devices used with the same | |
US6434082B1 (en) | Clocked memory device that includes a programming mechanism for setting write recovery time as a function of the input clock | |
KR20070120596A (en) | Memory interface for volatile and non-volatile memory devices | |
US20110035615A1 (en) | Memory card having memory device and host apparatus accessing memory card | |
JP2003345647A (en) | Semiconductor memory system, method for writing data on the semiconductor memory, memory control circuit, and memory control method | |
US7227812B2 (en) | Write address synchronization useful for a DDR prefetch SDRAM | |
US7830733B2 (en) | Devices, systems, and methods for independent output drive strengths | |
KR100281952B1 (en) | Data transfer memory device | |
US10067689B1 (en) | Method and apparatus for high bandwidth memory read and write data path training | |
KR100800382B1 (en) | Method for signal control for use in semiconductor memory device and circuit for generating csl enable signal therefore | |
JP4027709B2 (en) | Input circuit for semiconductor memory device | |
KR100499416B1 (en) | Data input device of DDR SDRAM | |
US20090319708A1 (en) | Electronic system and related method with time-sharing bus | |
KR100567826B1 (en) | Method and apparatus for setting CAS latency and frequency of heterogeneous memories | |
JP2007018161A (en) | Memory controller | |
US8495327B2 (en) | Memory device synchronization | |
JPH11316619A (en) | Clock skew control circuit | |
CN116662227A (en) | Memory system related to clock synchronization |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |