US20040200063A1 - Interposer substrates with multi-segment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication - Google Patents

Interposer substrates with multi-segment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication Download PDF

Info

Publication number
US20040200063A1
US20040200063A1 US10/685,312 US68531203A US2004200063A1 US 20040200063 A1 US20040200063 A1 US 20040200063A1 US 68531203 A US68531203 A US 68531203A US 2004200063 A1 US2004200063 A1 US 2004200063A1
Authority
US
United States
Prior art keywords
forming
interconnect slot
slot
substrate
interposer substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/685,312
Inventor
Blaine Thurgood
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US10/685,312 priority Critical patent/US20040200063A1/en
Publication of US20040200063A1 publication Critical patent/US20040200063A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126Assembling bases
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49165Manufacturing circuit on or in base by forming conductive walled aperture in base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24273Structurally defined web or sheet [e.g., overall dimension, etc.] including aperture
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer

Definitions

  • the present invention relates generally to fabrication of semiconductor devices and, more specifically, to the packaging of semiconductor dice.
  • DRAM's dynamic random access memory dice
  • SRAM's static random access memory dice
  • PROM's programmable memory dice
  • EPROM's EPROM's
  • EEPROM's flash memories
  • logic dice logic dice
  • microprocessor dice microprocessor dice
  • each die is formed with one or more rows of bond pads on the active surface.
  • the bond pad row or rows may be formed along a central axis of the die or along one or more peripheral portions thereof.
  • Transfer molded packages may comprise bond wires which electrically couple bond pads on the die to leads of a lead frame, the outer ends of the leads extending beyond the protective encapsulant, which is typically a silicon-filled, thermoplastic polymer.
  • the lead frame leads are used to achieve mechanical and electric connection of the die to a carrier substrate such as a printed circuit board (PCB), for example.
  • PCB printed circuit board
  • the packaged die may be characterized for compliance with selected electrical parameters under various environmental conditions. Those which fail the testing are scrapped or, in some instances, may be reworked for compliance using redundant circuitry incorporated into the die.
  • the foregoing traditional approach to packaging has a number of shortcomings.
  • the resulting package may be much larger than the enclosed die, requiring an undue amount of space or “real estate” on a carrier substrate.
  • the insulative value of the large mass of encapsulant material of the package inhibits heat transfer from the die, which may cause die malfunction or failure over time.
  • the packaging process is very materials-intensive and requires a substantial number of steps, including adherence of the die to a lead frame of a lead frame strip, wire bonding, placement in a transfer mold cavity and removal therefrom, followed by a trim and form operation to sever the package leads from the lead frame and deform the outer lead ends for connection to higher-level packaging.
  • this type of packaging is somewhat limiting (absent somewhat exotic lead frame design approaches) in terms of the number of available I/O connections, presenting a problem as the number of required connections per die increases.
  • a board-on-chip (BOC) semiconductor package has also been developed, in which an interposer substrate such as a relatively small, slightly larger than die-size interposer substrate is formed with a centrally placed, elongate through-slot sized and configured for alignment with a row or rows of bond pads on the die.
  • the through-slot is also known as an “interconnect slot” or “wire bond slot”.
  • the die is adhesively joined by its active surface to one side of the interposer substrate such that the bond pads are accessible through the interconnect slot.
  • the bond pads are connected to conductive traces on the opposite side of the interposer substrate, by bond wires, for example, which pass through the interconnect slot.
  • the interconnect slot is then filled with a filled polymer encapsulant to encase and seal the bond wires and surrounding, exposed portion of the die's active surface.
  • a transfer molding process is used to form this wire bond mold cap while simultaneously encapsulating the backside and sides of the die on the opposite side of the interposer substrate.
  • a ball grid array (BGA) or other type of array of discrete conductive elements electrically connected to the conductive traces and projecting from the side of the interposer substrate with the wire bond cap may be used to mechanically and electrically connect the package to a carrier substrate or other higher-level packaging.
  • BGA ball grid array
  • This cycling is due in large part to the disparity in encapsulant volume on opposing sides of the interposer substrate and the associated stress cracking to reduced rigidity against bending of the interposer substrate due to the presence of the interconnect or wire bond slot extending along a majority of the centerline or longitudinal axis of the interposer substrate.
  • the problem may be very pervasive, as such relative slot lengths are quite common and necessary to accommodate the large number of bond pads required for operation of state of the art dice.
  • the interposer substrate comprises another material, such as a ceramic for example, the critical ratio of slot length to substrate length may be somewhat different.
  • the present invention is directed to effectively resolving the foregoing problem in an economic manner using conventional components and packaging techniques.
  • the present invention in one embodiment, comprises a reinforced interposer substrate configuration for a board-on-chip (BOC) and other similar semiconductor packages.
  • a segmented, elongate interconnect aperture i.e., slot
  • the present invention provides resistance to thermally induced cracking of the package adjacent the interconnect apertures during temperature cycling, thermal shock, mold cure, and other thermal initiators of stress state cycling which subject the interposer substrate to unacceptably high levels of tensile stress.
  • the present invention comprises interposer substrates for BOC-type packaging incorporating one or more crosspieces or bridges transversely spanning an elongate interconnect slot therein, forming a segmented interconnect slot reinforced against bending stresses.
  • Each crosspiece or bridge joins the opposed slot walls or edges to provide added strength and rigidity against bending to the interposer substrate.
  • the present invention in yet another embodiment, also comprises BOC-type semiconductor die packages incorporating an interposer substrate having one or more crosspieces or bridges extending across an interconnect slot to form a segmented interconnect slot, semiconductor dice configured for use with the interposer substrate of the present invention and a method of fabrication of interposer substrates according to the present invention.
  • FIG. 1 is a cross-sectional end view of an exemplary BOC semiconductor package of the prior art having an elongate interconnect slot;
  • FIG. 2 is a perspective view of an exemplary prior art interposer substrate of the BOC semiconductor package of FIG. 1;
  • FIG. 3 is a schematic graphical view of tensile bending stresses exerted a BOC semiconductor package such as the prior art semiconductor package of FIG. 1 as a function of lateral distance from the centerline thereof;
  • FIG. 4 is an exploded perspective view of an exemplary die and one embodiment of a matching reinforced interposer substrate in a BOC package in accordance with the present invention
  • FIG. 5 is a perspective view of another embodiment of a reinforced interposer substrate for a BOC package in accordance with the present invention.
  • FIG. 5A is a top elevation of a variation of the reinforced interposer substrate of FIG. 5;
  • FIG. 6 is a perspective view of a further embodiment of a reinforced interposer substrate for a BOC package in accordance with the present invention.
  • FIG. 7 is a side sectional view of yet another embodiment of a reinforced interposer substrate in accordance with the present invention.
  • FIG. 8 is a cross-sectional end view of a BOC semiconductor package having a reinforced interposer substrate according to the present invention, taken slightly longitudinally offset from the midpoint of the interconnect slot;
  • FIG. 9 is a top view of a semiconductor die having a plurality of groups of bond pads on the active surface thereof, the groups being longitudinally spaced by a distance greater than individual bond pad spacing within a group;
  • FIG. 9A is a top view of an interposer substrate configured with a plurality of crosspieces or bridges for use with the semiconductor die of FIG. 9.
  • FIG. 1 In use and operation, and referring to FIG. 1, an exemplary BOC semiconductor package 10 of the prior art is depicted.
  • the semiconductor chip or die 12 has an active surface 14 and a back surface 16 .
  • the die 12 is shown with a plurality of bond pads 34 disposed on the active surface 14 , in one or more mutually parallel, generally linear rows 36 along a centerline bisecting the active surface 14 .
  • the bond pads 34 have a uniform interpad spacing or pitch 8 (see FIG. 4).
  • the package 10 includes an interposer substrate 20 such as may be formed of a sheet of circuit board material such as a BT resin or epoxy-glass composite, or may comprise silicon (with a passivated surface), ceramic or other suitable dielectric material.
  • the interposer substrate 20 has an interconnect or wire bond slot 40 corresponding to the position of the central row or rows 36 of bond pads 34 (FIG. 4) and exposing bond pads 34 therethrough.
  • conductive traces 30 are typically formed on the surface 24 of interposer substrate 20 and extend from locations adjacent interconnect slot 40 to other, more remote locations on surface 24 .
  • the conductive traces 30 are connected through interconnect slot 40 to the bond pads 34 by elongated conductive elements in the form of bond wires 38 .
  • Conductive traces 30 are also connected to discrete conductive elements 68 of a ball-grid-array (BGA) comprising solder balls or conductive or conductor-filled or coated columns, pillars or studs, enabling attachment of the package 10 to a carrier substrate (not shown) such as a circuit board of an electronic system such as a computer.
  • BGA ball-grid-array
  • die 12 is shown as having its active surface 14 mounted on a die attachment area 18 on the surface 22 of interposer substrate 20 by adhesive material 32 .
  • the adhesive material 32 may comprise one of many suitable adhesives such as thermoplastic adhesive, a thermoset adhesive or one or more tape or film segments such as a polyimide (e.g., KAPTON®) having a pressure-sensitive adhesive on both sides thereof.
  • the package 10 includes a molded filled polymer body 54 extending over the back surface 16 and lateral edges 19 of the die 12 to surface 22 of interposer substrate 20 .
  • the molded filled polymer body 54 may extend to the peripheral edges 26 of interposer substrate 20 , but this is not required.
  • a filled polymer wire bond mold cap 56 is formed to fill the interconnect slot 40 and cover the bond wires 38 , including the bond sites to conductive traces 30 .
  • the molded filled polymer body 54 and filled polymer wire bond mold cap 56 are formed substantially simultaneously by conventional transfer molding techniques which are well-known in the electronic industry. Alternatively, other packaging methods may be used, including pot molding and injection molding, for example.
  • FIG. 1 also illustrates bending stresses 72 which occur when the package 10 is subjected to temperature cycling and thermal shock.
  • the interposer substrate 20 is thus cycled back and forth between compressive and tensile stress conditions.
  • the stresses act on the wire bond mold cap 56 and the edges 46 of the interconnect slot 40 , tending to separate them.
  • Cracks 58 propagate at the interface 74 between the mold cap 56 and edges 46 , or within the mold cap 56 itself, to relieve the applied tensile stress. Breakage of bond wires 38 lying in the path of a crack may also occur. As depicted in the generalized graph of FIG.
  • the stress values 61 (whether tensile or compressive) increase as shown at 62 toward the center of interposer substrate 20 and attain peak values 64 generally along the centerline 42 of the interposer substrate 20 . Conversely, stress levels decrease with distance 66 from the centerline 42 of interposer substrate 20 . Of course, it is the occurrence of peak tensile stress 64 which causes the aforementioned damage in the interconnect slot region.
  • FIG. 2 depicts the exemplary interposer substrate 20 of FIG. 1.
  • Interposer substrate 20 is shown in this embodiment as a planar member with a surface 22 and an opposed surface 24 .
  • the interposer substrate 20 has a length 52 .
  • a die (not shown in FIG. 2) with a central row of bond pads will be attached to die attachment area 18 on the surface 22 such that the bond pads will be exposed through the interconnect slot 40 .
  • Conductive traces 30 are formed on the surface 24 , as already discussed.
  • the interconnect slot 40 has a length 48 which, in many instances, is about 70-80% of the substrate length 52 so as to extend a length at least slightly greater than the row or rows of centrally placed bond pads 34 of the die 12 with which interposer substrate 20 is assembled.
  • the slot width 50 is typically made as narrow as possible because of the required space for conductive traces 30 on the outer surface 24 but is required to be of sufficient width to accommodate a wire bond capillary used to place bond wires 38 and form bonds with bond pads 34 and the ends of conductive traces 30 adjacent interconnect slot 40 .
  • interconnect slot ends 44 are typically rounded or filleted, a natural consequence of slot formation in the interposer substrate 20 by milling. Slot ends 44 rounded as shown have higher strength than, e.g., squared ends, corners of which are subject to crack initiation and propagation.
  • one or more crosspieces or bridges 70 are formed between the ends 44 of the elongate interconnect slot 40 .
  • These crosspieces or bridges provide a multisegmented interconnect slot 40 and reinforce the interposer substrate 20 between the opposing edges 46 of the interconnect slot 40 at intermediate locations along the interconnect slot 40 against bending attributable to stresses applied thereto.
  • FIG. 4 one exemplary embodiment of the interposer substrate 20 of the invention is shown, together with a die 12 with a single central row 36 of bond pads 34 .
  • a crosspiece or bridge 70 comprises a filleted portion of the interposer substrate 20 which is left uncut during manufacture, i.e., two longitudinally adjacent interconnect slots or slot segments 40 A, 40 B are formed in interposer substrate 20 instead of a single interconnect slot, leaving crosspiece or bridge 70 in place.
  • the interconnect slot segments 40 A, 40 B of the invention are shown with a combined length ( 48 A+ 48 B) which is slightly less than the length 48 of a single prior art interconnect slot 40 for a similarly sized interposer substrate.
  • the longitudinal distal end-to-distal end length of the two interconnect slot segments 40 A, 40 B may be equivalent to, or even longer than, that of a single prior art interconnect slot 40 .
  • the width 76 of the crosspiece or bridge 70 in the direction of centerline 42 is small, generally about 0.5 mm or more for a BT resin interposer substrate given manufacturing tolerances, but sufficient to extend between longitudinally adjacent bond pads 34 . It may be desirable to space bond pads 34 into two or more longitudinally adjacent groups with increased pitch between groups to enable the use of larger-width crosspieces or bridges 70 , as depicted in FIG. 9. If necessary, more than one crosspiece 70 may be used, generally evenly spaced along the interconnect slot 40 (see slot segments 40 A, 40 B and 40 C in FIG. 9A), to divide the interconnect slot 40 into three or even more segments to provide a required resistance to bending.
  • a single, substantially centrally placed crosspiece or bridge 70 is sufficient to avoid stress cracking or delamination of the wire bond mold cap 56 .
  • two or more longitudinally spaced crosspieces or bridges 70 may be desirable to avoid stress cracking or delamination of the wire bond mold cap 56 .
  • FIG. 8 a cross-sectional end view of a BOC semiconductor package 100 according to the present invention is illustrated. Elements and features of package 100 are substantially the same as those of BOC semiconductor package 10 , but for the presence of crosspiece or bridge 70 extending transversely across interconnect slot 40 , dividing it into slot segments 40 A and 40 B (see FIG. 4).
  • FIG. 5 illustrates another embodiment of a crosspiece or bridge 70 .
  • the crosspiece or bridge 70 comprises a narrow segment of material which is adhered by its underside at 86 to surface 24 of interposer substrate 20 with a high-strength adhesive.
  • This crosspiece or bridge 70 may be formed of a high-strength material with a coefficient of thermal expansion (CTE) approximating the CTE of the interposer substrate 20 .
  • CTE coefficient of thermal expansion
  • a reinforced polymer such as a glass-reinforced polymer
  • Other reinforced materials such as a polyimide tape, a ceramic element or a silicon-type element may be used.
  • a laterally elongated “I”-shaped segment 70 A bearing adhesive on both side thereof and used for mounting a die 12 to interposer substrate 20 may be formed such as by die-cutting from a larger sheet and placed on surface 22 of interposer substrate 20 with the head 70 H and foot 70 F of the segment lying on opposing sides of an interconnect slot 40 and the body 70 B of the “I” forming the reinforcing crosspiece or bridge 70 thereacross.
  • segment 70 A may also be formed with two or more crosspieces to extend at intervals across interconnect slot 40 , or two or more “I”-shaped segments 70 A employed.
  • Segment 70 A may comprise, for example, a tape segment or a relatively stiff plastic segment.
  • FIG. 6 depicts a further embodiment of a crosspiece or bridge 70 which comprises a narrow plug or bar of material joined to each of the opposed slot edges 46 A and 46 B, preferably by a high-strength adhesive.
  • This material is preferably a dielectric material with sufficient strength to accommodate the compressive and tensile stresses applied along the slot edges.
  • the various types of materials which may be used to form the plug or bar include, for example, glass, rigid plastic and ceramic.
  • FIG. 7 depicts yet another embodiment of the present invention, in which a “T”-shaped crosspiece or bridge 70 T is placed with its body 70 B snugly placed in interconnect slot 40 and the legs of cap 70 C extending over surface 22 transversely to centerline 42 , both body 70 B and cap 70 C being adhesively bonded to interposer substrate 20 .
  • the die design to accommodate any of the foregoing embodiments of the present invention may require a slightly larger bond pad spacing at one or several locations along the row 36 of pads 34 .
  • a die 12 may be formed with a pad spacing of 0.4 mm along 95 percent of the row of bond pads, while the spacing between two adjacent centrally located bond pads is increased to 0.6 mm.
  • a crosspiece or bridge 70 may be accommodated without significantly changing the overall length 84 of the row 36 of bond pads 34 .
  • FIG. 9 Such an arrangement of bond pads 34 on a die 12 in the form of three groups of bond pads 34 , each group comprising two parallel rows flanking the centerline of the die 12 , is illustrated in FIG. 9.
  • a crosspiece or bridge of a higher strength against bending than the material of interposer substrate 20 may enable the use of a thinner crosspiece or bridge 70 which may accommodate existing bond pad spacing or pitch.
  • a thin but effective crosspiece or bridge 70 may provide adequate resistance to bending stresses while accommodating existing bond pad spacing or pitch.
  • the dice 12 are disposed on a planar surface 22 of the substrate 20 .
  • the invention is applicable to packages in which the interposer substrate 20 or a base including the interposer substrate has a die-receiving cavity and/or a conductor-carrying cavity on a surface 22 or 24 thereof.

Abstract

A board-on-chip (BOC) semiconductor package includes a multisegmented, longitudinally slotted interposer substrate through which an elongate row of die bond pads is accessed for electrical attachment, as by wire bonding, to conductive traces on the opposite side of the interposer substrate. One or more reinforcements in the form of crosspieces or bridges span and segment intermediate portions of the substrate slot to resist bending stresses acting in the slot region proximate the centerline of the interposer substrate tending to crack or delaminate a polymer wire bond mold cap filling and covering the slot and the wire bonds. Various interposer substrate configurations are also disclosed, as are methods of fabrication.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of application Ser. No. 10/409,804, filed Apr. 9, 2003, pending.[0001]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates generally to fabrication of semiconductor devices and, more specifically, to the packaging of semiconductor dice. [0003]
  • 2. State of the Art [0004]
  • In the field of semiconductor device manufacture, testing and packaging of various types of semiconductor dice are conducted in a similar manner. Thus, conventional dynamic random access memory dice (DRAM's), static random access memory dice (SRAM's), programmable memory dice (PROM's, EPROM's, EEPROM's, flash memories), logic dice, and microprocessor dice are fabricated, tested and packaged in a generally similar manner. [0005]
  • Following fabrication of a plurality of dice on a wafer or other bulk substrate of semiconductor material, a cursory test for functionality is conducted on each die, such as by probe testing. The dice are then singulated, and those passing the functionality test are picked from the wafer, typically for packaging, such as by transfer molding, and subsequent incorporation into a higher-level assembly. Typically, each die is formed with one or more rows of bond pads on the active surface. The bond pad row or rows may be formed along a central axis of the die or along one or more peripheral portions thereof. Transfer molded packages may comprise bond wires which electrically couple bond pads on the die to leads of a lead frame, the outer ends of the leads extending beyond the protective encapsulant, which is typically a silicon-filled, thermoplastic polymer. The lead frame leads are used to achieve mechanical and electric connection of the die to a carrier substrate such as a printed circuit board (PCB), for example. [0006]
  • Following packaging, the packaged die may be characterized for compliance with selected electrical parameters under various environmental conditions. Those which fail the testing are scrapped or, in some instances, may be reworked for compliance using redundant circuitry incorporated into the die. [0007]
  • The foregoing traditional approach to packaging has a number of shortcomings. For example, the resulting package may be much larger than the enclosed die, requiring an undue amount of space or “real estate” on a carrier substrate. In addition, the insulative value of the large mass of encapsulant material of the package inhibits heat transfer from the die, which may cause die malfunction or failure over time. The packaging process is very materials-intensive and requires a substantial number of steps, including adherence of the die to a lead frame of a lead frame strip, wire bonding, placement in a transfer mold cavity and removal therefrom, followed by a trim and form operation to sever the package leads from the lead frame and deform the outer lead ends for connection to higher-level packaging. Furthermore, this type of packaging is somewhat limiting (absent somewhat exotic lead frame design approaches) in terms of the number of available I/O connections, presenting a problem as the number of required connections per die increases. [0008]
  • A board-on-chip (BOC) semiconductor package has also been developed, in which an interposer substrate such as a relatively small, slightly larger than die-size interposer substrate is formed with a centrally placed, elongate through-slot sized and configured for alignment with a row or rows of bond pads on the die. The through-slot is also known as an “interconnect slot” or “wire bond slot”. The die is adhesively joined by its active surface to one side of the interposer substrate such that the bond pads are accessible through the interconnect slot. The bond pads are connected to conductive traces on the opposite side of the interposer substrate, by bond wires, for example, which pass through the interconnect slot. The interconnect slot is then filled with a filled polymer encapsulant to encase and seal the bond wires and surrounding, exposed portion of the die's active surface. Conventionally, a transfer molding process is used to form this wire bond mold cap while simultaneously encapsulating the backside and sides of the die on the opposite side of the interposer substrate. A ball grid array (BGA) or other type of array of discrete conductive elements electrically connected to the conductive traces and projecting from the side of the interposer substrate with the wire bond cap may be used to mechanically and electrically connect the package to a carrier substrate or other higher-level packaging. Various examples of this type of package construction are shown in U.S. Pat. Nos. 5,723,907 and 5,739,585 to Akram and U.S. Pat. No. 5,818,698 to Corisis, all of which patents are assigned to the assignee of the present application and the disclosure of each of which is incorporated by reference herein. The resulting package has a much reduced size, which may be termed “chip scale” or “near chip scale,” and is generally capable of establishing robust, high-quality mechanical and electrical connections using conventional bonding techniques. [0009]
  • Various aspects of the general concept of the above-described type of package are also shown in U.S. Pat. No. 5,313,096 to Eide, U.S. Pat. No. 5,384,689 to Shen, U.S. Pat. No. 5,661,336 to Phelps, Jr. et al., and U.S. Pat. No. 6,190,943 B1 to Lee et al. [0010]
  • Despite the obvious advantages for this BOC-type of semiconductor package, a problem has been repeatedly noted relative to the integrity of the wire bond mold cap. Stress cracking of the wire bond mold cap has been found to occur at an unacceptably high frequency in certain package configurations, which stress cracking has been found to be attributable to tensile stresses induced in the interconnect or wire bond slot region during temperature cycling, thermal shock, curing in the mold during the encapsulation process, etc., as the package interposer substrate is cycled between compressive and tensile stress states. This cycling is due in large part to the disparity in encapsulant volume on opposing sides of the interposer substrate and the associated stress cracking to reduced rigidity against bending of the interposer substrate due to the presence of the interconnect or wire bond slot extending along a majority of the centerline or longitudinal axis of the interposer substrate. [0011]
  • The aforementioned stress cracking in conventional BOC-type packages has been found to be largely concentrated at the interface between the interconnect slot edge and the mold cap itself. It has been recognized that the magnitude and frequency of occurrence of this problem is greater where the length of the elongated, central interconnect slot is a major portion of the corresponding substrate length. In BOC-type packages having an interposer substrate with an interconnect slot, the interconnect slot length is typically about 70 to 80% of the corresponding substrate length. It has been estimated that an unacceptably high failure rate generally occurs where the slot length is about 67% or more of the substrate length (for a bismaleimide triazine (BT) resin substrate). Thus, the problem may be very pervasive, as such relative slot lengths are quite common and necessary to accommodate the large number of bond pads required for operation of state of the art dice. Where the interposer substrate comprises another material, such as a ceramic for example, the critical ratio of slot length to substrate length may be somewhat different. [0012]
  • The present invention is directed to effectively resolving the foregoing problem in an economic manner using conventional components and packaging techniques. [0013]
  • BRIEF SUMMARY OF THE INVENTION
  • The present invention, in one embodiment, comprises a reinforced interposer substrate configuration for a board-on-chip (BOC) and other similar semiconductor packages. In such packages, a segmented, elongate interconnect aperture (i.e., slot) is formed in the interposer substrate and permits interconnection of die bond pads with conductors on the opposite side of the substrate by bond wires or other intermediate conductive elements. The present invention provides resistance to thermally induced cracking of the package adjacent the interconnect apertures during temperature cycling, thermal shock, mold cure, and other thermal initiators of stress state cycling which subject the interposer substrate to unacceptably high levels of tensile stress. [0014]
  • In another embodiment, the present invention comprises interposer substrates for BOC-type packaging incorporating one or more crosspieces or bridges transversely spanning an elongate interconnect slot therein, forming a segmented interconnect slot reinforced against bending stresses. Each crosspiece or bridge joins the opposed slot walls or edges to provide added strength and rigidity against bending to the interposer substrate. As a result, tensile stresses applied under thermal cycling of the package by the encapsulant material to the interposer substrate acting between and adjacent the interconnect slot walls are resisted, preventing excessive yielding of the interposer substrate and preventing cracking or delamination of the polymer wire bond mold cap adjacent the interconnect slot. Thus, thermal stress cracking in the polymer wire bond mold cap is greatly reduced or eliminated. [0015]
  • The present invention, in yet another embodiment, also comprises BOC-type semiconductor die packages incorporating an interposer substrate having one or more crosspieces or bridges extending across an interconnect slot to form a segmented interconnect slot, semiconductor dice configured for use with the interposer substrate of the present invention and a method of fabrication of interposer substrates according to the present invention.[0016]
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS
  • The nature of the present invention as well as other embodiments thereof may be more clearly understood by reference to the following detailed description of the invention in conjunction with the several drawings herein, wherein elements and features depicted therein are identified with similar reference numerals. [0017]
  • FIG. 1 is a cross-sectional end view of an exemplary BOC semiconductor package of the prior art having an elongate interconnect slot; [0018]
  • FIG. 2 is a perspective view of an exemplary prior art interposer substrate of the BOC semiconductor package of FIG. 1; [0019]
  • FIG. 3 is a schematic graphical view of tensile bending stresses exerted a BOC semiconductor package such as the prior art semiconductor package of FIG. 1 as a function of lateral distance from the centerline thereof; [0020]
  • FIG. 4 is an exploded perspective view of an exemplary die and one embodiment of a matching reinforced interposer substrate in a BOC package in accordance with the present invention; [0021]
  • FIG. 5 is a perspective view of another embodiment of a reinforced interposer substrate for a BOC package in accordance with the present invention; [0022]
  • FIG. 5A is a top elevation of a variation of the reinforced interposer substrate of FIG. 5; [0023]
  • FIG. 6 is a perspective view of a further embodiment of a reinforced interposer substrate for a BOC package in accordance with the present invention; [0024]
  • FIG. 7 is a side sectional view of yet another embodiment of a reinforced interposer substrate in accordance with the present invention; [0025]
  • FIG. 8 is a cross-sectional end view of a BOC semiconductor package having a reinforced interposer substrate according to the present invention, taken slightly longitudinally offset from the midpoint of the interconnect slot; [0026]
  • FIG. 9 is a top view of a semiconductor die having a plurality of groups of bond pads on the active surface thereof, the groups being longitudinally spaced by a distance greater than individual bond pad spacing within a group; and [0027]
  • FIG. 9A is a top view of an interposer substrate configured with a plurality of crosspieces or bridges for use with the semiconductor die of FIG. 9.[0028]
  • DETAILED DESCRIPTION OF THE INVENTION
  • In use and operation, and referring to FIG. 1, an exemplary [0029] BOC semiconductor package 10 of the prior art is depicted. The semiconductor chip or die 12 has an active surface 14 and a back surface 16. The die 12 is shown with a plurality of bond pads 34 disposed on the active surface 14, in one or more mutually parallel, generally linear rows 36 along a centerline bisecting the active surface 14. Generally, the bond pads 34 have a uniform interpad spacing or pitch 8 (see FIG. 4).
  • As shown in FIG. 1, the [0030] package 10 includes an interposer substrate 20 such as may be formed of a sheet of circuit board material such as a BT resin or epoxy-glass composite, or may comprise silicon (with a passivated surface), ceramic or other suitable dielectric material. The interposer substrate 20 has an interconnect or wire bond slot 40 corresponding to the position of the central row or rows 36 of bond pads 34 (FIG. 4) and exposing bond pads 34 therethrough. In addition, conductive traces 30 are typically formed on the surface 24 of interposer substrate 20 and extend from locations adjacent interconnect slot 40 to other, more remote locations on surface 24. The conductive traces 30 are connected through interconnect slot 40 to the bond pads 34 by elongated conductive elements in the form of bond wires 38. Conductive traces 30 are also connected to discrete conductive elements 68 of a ball-grid-array (BGA) comprising solder balls or conductive or conductor-filled or coated columns, pillars or studs, enabling attachment of the package 10 to a carrier substrate (not shown) such as a circuit board of an electronic system such as a computer.
  • In FIG. 1, die [0031] 12 is shown as having its active surface 14 mounted on a die attachment area 18 on the surface 22 of interposer substrate 20 by adhesive material 32. The adhesive material 32 may comprise one of many suitable adhesives such as thermoplastic adhesive, a thermoset adhesive or one or more tape or film segments such as a polyimide (e.g., KAPTON®) having a pressure-sensitive adhesive on both sides thereof.
  • As shown, the [0032] package 10 includes a molded filled polymer body 54 extending over the back surface 16 and lateral edges 19 of the die 12 to surface 22 of interposer substrate 20. As shown, the molded filled polymer body 54 may extend to the peripheral edges 26 of interposer substrate 20, but this is not required. In addition, a filled polymer wire bond mold cap 56 is formed to fill the interconnect slot 40 and cover the bond wires 38, including the bond sites to conductive traces 30. Typically, the molded filled polymer body 54 and filled polymer wire bond mold cap 56 are formed substantially simultaneously by conventional transfer molding techniques which are well-known in the electronic industry. Alternatively, other packaging methods may be used, including pot molding and injection molding, for example.
  • FIG. 1 also illustrates bending stresses [0033] 72 which occur when the package 10 is subjected to temperature cycling and thermal shock. The interposer substrate 20 is thus cycled back and forth between compressive and tensile stress conditions. When in a tensile state, the stresses act on the wire bond mold cap 56 and the edges 46 of the interconnect slot 40, tending to separate them. Cracks 58 propagate at the interface 74 between the mold cap 56 and edges 46, or within the mold cap 56 itself, to relieve the applied tensile stress. Breakage of bond wires 38 lying in the path of a crack may also occur. As depicted in the generalized graph of FIG. 3, the stress values 61 (whether tensile or compressive) increase as shown at 62 toward the center of interposer substrate 20 and attain peak values 64 generally along the centerline 42 of the interposer substrate 20. Conversely, stress levels decrease with distance 66 from the centerline 42 of interposer substrate 20. Of course, it is the occurrence of peak tensile stress 64 which causes the aforementioned damage in the interconnect slot region.
  • FIG. 2 depicts the [0034] exemplary interposer substrate 20 of FIG. 1. Interposer substrate 20 is shown in this embodiment as a planar member with a surface 22 and an opposed surface 24. The interposer substrate 20 has a length 52. A die (not shown in FIG. 2) with a central row of bond pads will be attached to die attachment area 18 on the surface 22 such that the bond pads will be exposed through the interconnect slot 40. Conductive traces 30 (not shown in FIG. 2) are formed on the surface 24, as already discussed. As shown, the interconnect slot 40 has a length 48 which, in many instances, is about 70-80% of the substrate length 52 so as to extend a length at least slightly greater than the row or rows of centrally placed bond pads 34 of the die 12 with which interposer substrate 20 is assembled. The slot width 50 is typically made as narrow as possible because of the required space for conductive traces 30 on the outer surface 24 but is required to be of sufficient width to accommodate a wire bond capillary used to place bond wires 38 and form bonds with bond pads 34 and the ends of conductive traces 30 adjacent interconnect slot 40. Also shown are vertical axis 28 oriented perpendicular to the plane of interposer substrate 20 through the interconnect slot 40 and longitudinal axis or centerline 42 extending through the interconnect slot 40 in the plane of interposer substrate 20. The interconnect slot ends 44 are typically rounded or filleted, a natural consequence of slot formation in the interposer substrate 20 by milling. Slot ends 44 rounded as shown have higher strength than, e.g., squared ends, corners of which are subject to crack initiation and propagation.
  • In the present invention, one or more crosspieces or bridges [0035] 70 (FIG. 4) are formed between the ends 44 of the elongate interconnect slot 40. These crosspieces or bridges provide a multisegmented interconnect slot 40 and reinforce the interposer substrate 20 between the opposing edges 46 of the interconnect slot 40 at intermediate locations along the interconnect slot 40 against bending attributable to stresses applied thereto. Turning now to FIG. 4, one exemplary embodiment of the interposer substrate 20 of the invention is shown, together with a die 12 with a single central row 36 of bond pads 34. A crosspiece or bridge 70 comprises a filleted portion of the interposer substrate 20 which is left uncut during manufacture, i.e., two longitudinally adjacent interconnect slots or slot segments 40A, 40B are formed in interposer substrate 20 instead of a single interconnect slot, leaving crosspiece or bridge 70 in place. The interconnect slot segments 40A, 40B of the invention are shown with a combined length (48A+48B) which is slightly less than the length 48 of a single prior art interconnect slot 40 for a similarly sized interposer substrate. However, the longitudinal distal end-to-distal end length of the two interconnect slot segments 40A, 40B may be equivalent to, or even longer than, that of a single prior art interconnect slot 40. The width 76 of the crosspiece or bridge 70 in the direction of centerline 42 is small, generally about 0.5 mm or more for a BT resin interposer substrate given manufacturing tolerances, but sufficient to extend between longitudinally adjacent bond pads 34. It may be desirable to space bond pads 34 into two or more longitudinally adjacent groups with increased pitch between groups to enable the use of larger-width crosspieces or bridges 70, as depicted in FIG. 9. If necessary, more than one crosspiece 70 may be used, generally evenly spaced along the interconnect slot 40 (see slot segments 40A, 40B and 40C in FIG. 9A), to divide the interconnect slot 40 into three or even more segments to provide a required resistance to bending. Generally, however, for bond pad row lengths 84 for dice of about 3 to 15 mm in length, a single, substantially centrally placed crosspiece or bridge 70 is sufficient to avoid stress cracking or delamination of the wire bond mold cap 56. For longer dice, two or more longitudinally spaced crosspieces or bridges 70 may be desirable to avoid stress cracking or delamination of the wire bond mold cap 56.
  • Referring now to FIG. 8, a cross-sectional end view of a [0036] BOC semiconductor package 100 according to the present invention is illustrated. Elements and features of package 100 are substantially the same as those of BOC semiconductor package 10, but for the presence of crosspiece or bridge 70 extending transversely across interconnect slot 40, dividing it into slot segments 40A and 40B (see FIG. 4).
  • FIG. 5 illustrates another embodiment of a crosspiece or [0037] bridge 70. In this version, the crosspiece or bridge 70 comprises a narrow segment of material which is adhered by its underside at 86 to surface 24 of interposer substrate 20 with a high-strength adhesive. This crosspiece or bridge 70 may be formed of a high-strength material with a coefficient of thermal expansion (CTE) approximating the CTE of the interposer substrate 20. For example, a reinforced polymer (such as a glass-reinforced polymer) may be used to form a thin tape having a minimum width 76 of about 0.5 mm. Other reinforced materials such as a polyimide tape, a ceramic element or a silicon-type element may be used.
  • It is also contemplated, as illustrated in FIG. 5A, that a laterally elongated “I”-shaped [0038] segment 70A bearing adhesive on both side thereof and used for mounting a die 12 to interposer substrate 20 may be formed such as by die-cutting from a larger sheet and placed on surface 22 of interposer substrate 20 with the head 70H and foot 70F of the segment lying on opposing sides of an interconnect slot 40 and the body 70B of the “I” forming the reinforcing crosspiece or bridge 70 thereacross. Of course, segment 70A may also be formed with two or more crosspieces to extend at intervals across interconnect slot 40, or two or more “I”-shaped segments 70A employed. Segment 70A may comprise, for example, a tape segment or a relatively stiff plastic segment.
  • FIG. 6 depicts a further embodiment of a crosspiece or [0039] bridge 70 which comprises a narrow plug or bar of material joined to each of the opposed slot edges 46A and 46B, preferably by a high-strength adhesive. This material is preferably a dielectric material with sufficient strength to accommodate the compressive and tensile stresses applied along the slot edges. The various types of materials which may be used to form the plug or bar include, for example, glass, rigid plastic and ceramic.
  • FIG. 7 depicts yet another embodiment of the present invention, in which a “T”-shaped crosspiece or [0040] bridge 70T is placed with its body 70B snugly placed in interconnect slot 40 and the legs of cap 70C extending over surface 22 transversely to centerline 42, both body 70B and cap 70C being adhesively bonded to interposer substrate 20.
  • As noted above, for [0041] dice 12 which may normally have an interpad spacing or pitch 8 (see FIG. 4) less than about 0.5 mm, the die design to accommodate any of the foregoing embodiments of the present invention may require a slightly larger bond pad spacing at one or several locations along the row 36 of pads 34. Thus, for example, a die 12 may be formed with a pad spacing of 0.4 mm along 95 percent of the row of bond pads, while the spacing between two adjacent centrally located bond pads is increased to 0.6 mm. Thus, a crosspiece or bridge 70 may be accommodated without significantly changing the overall length 84 of the row 36 of bond pads 34. Such an arrangement of bond pads 34 on a die 12 in the form of three groups of bond pads 34, each group comprising two parallel rows flanking the centerline of the die 12, is illustrated in FIG. 9. However, in the embodiments of FIGS. 5, 5A, 6 and 7, it should be noted that use of a crosspiece or bridge of a higher strength against bending than the material of interposer substrate 20 may enable the use of a thinner crosspiece or bridge 70 which may accommodate existing bond pad spacing or pitch. Similarly, if an appropriate material is selected for interposer substrate 20 and tight manufacturing tolerances may be held, a thin but effective crosspiece or bridge 70 may provide adequate resistance to bending stresses while accommodating existing bond pad spacing or pitch.
  • While not specifically illustrated, it should be noted that the invention encompasses various combinations of the embodiments discussed and illustrated above, including stacked packages thereof. [0042]
  • In the discussion thus far, it is noted that the [0043] dice 12 are disposed on a planar surface 22 of the substrate 20. However, the invention is applicable to packages in which the interposer substrate 20 or a base including the interposer substrate has a die-receiving cavity and/or a conductor-carrying cavity on a surface 22 or 24 thereof.
  • It will be recognized from the above description that the segmentation for reinforcement of interconnect slots in BOC semiconductor packages through the use of crosspieces or [0044] bridges 70 enhances the functionality and reliability of such packages.
  • While the present invention has been disclosed herein in terms of certain exemplary embodiments, those of ordinary skill in the art will recognize and appreciate that it is not so limited. Many additions, deletions and modifications to the disclosed embodiments may be effected without departing from the scope of the invention. Moreover, elements and features from one embodiment may be combined with features from other embodiments. The scope of the present invention is defined by the claims which follow herein. [0045]

Claims (14)

1. A method for forming an interposer substrate, comprising:
providing a substantially planar substrate;
forming an elongated interconnect slot comprising a plurality of longitudinally adjacent segments separated by at least one transversely extending crosspiece.
2. The method of claim 1, further comprising forming the interconnect slot by milling through the substrate and the at least one transversely extending crosspiece comprises at least one unmilled portion of the substrate lying intermediate opposing ends of the interconnect slot.
3. The method of claim 2, further comprising producing filleted side edges on the at least one transversely extending crosspiece during the milling.
4. The method of claim 1, wherein forming the elongated interconnect slot comprises forming a unitary elongated interconnect slot and forming the at least one transversely extending crosspiece by bonding a segment of material transversely across the interconnect slot at a location intermediate opposing ends thereof.
5. The method of claim 4, wherein forming the at least one transversely extending crosspiece comprises forming a tape segment coated with an adhesive on opposing sides thereof and adhering the tape segment to a surface of the substantially planar substrate.
6. The method of claim 1, wherein forming the elongated interconnect slot comprises forming a unitary elongated interconnect slot, forming an “I”-shaped segment of material and bonding a head portion of the “I”-shaped segment to the substrate on one side of the interconnect slot and a foot portion of the “I”-shaped segment to the substrate on an opposing side of the interconnect slot with a body portion of the “I”-shaped segment extending transversely thereacross to form the at least one transversely extending crosspiece.
7. The method of claim 6, further comprising forming the “I”-shaped segment as a film having an adhesive coating on opposing sides thereof.
8. The method of claim 6, further comprising forming the “I”-shaped segment as a substantially rigid plastic segment.
9. The method of claim 1, wherein forming the elongated interconnect slot comprises forming a unitary elongated interconnect slot, forming a “T”-shaped element having a body and a cap, extending the body into the interconnect slot in contact with opposing sides thereof and bonding legs of the cap extending transversely to the interconnect slot over a surface of the substrate thereto to form the at least one transversely extending crosspiece.
10. The method of claim 1, wherein forming the elongated interconnect slot comprises forming a unitary elongated interconnect slot, forming a tape segment of a polymeric material containing a reinforcement material, disposing the tape segment transversely across the interconnect slot and bonding the tape segment to a surface of the substrate.
11. The method of claim 1, wherein forming the elongated interconnect slot comprises forming a unitary elongated interconnect slot, interposing a bar of material transversely between opposing sides of the interconnect slot and bonding the bar thereto.
12. The method of claim 1, further comprising forming the elongated interconnect slot to a length of about 67% or more of a length of the substrate.
13. The method of claim 12, further comprising forming the elongated interconnect slot to a length of about 70 to 80% of a length of the substrate.
14. The method of claim 1, further comprising locating the at least one transversely extending crosspiece substantially at a longitudinal midpoint of the interconnect slot.
US10/685,312 2003-04-09 2003-10-14 Interposer substrates with multi-segment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication Abandoned US20040200063A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/685,312 US20040200063A1 (en) 2003-04-09 2003-10-14 Interposer substrates with multi-segment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/409,804 US7102217B2 (en) 2003-04-09 2003-04-09 Interposer substrates with reinforced interconnect slots, and semiconductor die packages including same
US10/685,312 US20040200063A1 (en) 2003-04-09 2003-10-14 Interposer substrates with multi-segment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/409,804 Division US7102217B2 (en) 2003-04-09 2003-04-09 Interposer substrates with reinforced interconnect slots, and semiconductor die packages including same

Publications (1)

Publication Number Publication Date
US20040200063A1 true US20040200063A1 (en) 2004-10-14

Family

ID=33130654

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/409,804 Expired - Lifetime US7102217B2 (en) 2003-04-09 2003-04-09 Interposer substrates with reinforced interconnect slots, and semiconductor die packages including same
US10/685,312 Abandoned US20040200063A1 (en) 2003-04-09 2003-10-14 Interposer substrates with multi-segment interconnect slots, semiconductor die packages including same, semiconductor dice for use therewith and methods of fabrication
US10/787,351 Expired - Lifetime US7078823B2 (en) 2003-04-09 2004-02-26 Semiconductor die configured for use with interposer substrates having reinforced interconnect slots

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/409,804 Expired - Lifetime US7102217B2 (en) 2003-04-09 2003-04-09 Interposer substrates with reinforced interconnect slots, and semiconductor die packages including same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/787,351 Expired - Lifetime US7078823B2 (en) 2003-04-09 2004-02-26 Semiconductor die configured for use with interposer substrates having reinforced interconnect slots

Country Status (1)

Country Link
US (3) US7102217B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010153466A (en) * 2008-12-24 2010-07-08 Elpida Memory Inc Wiring board
US9349713B2 (en) 2014-07-24 2016-05-24 Samsung Electronics Co., Ltd. Semiconductor package stack structure having interposer substrate
US20160220135A1 (en) * 2013-09-13 2016-08-04 University Of Utah Research Foundation Micro-molded electrodes, arrays, and methods of making the same
US20190237436A1 (en) * 2007-04-12 2019-08-01 Micron Technology, Inc. System in package (sip) with dual laminate interposers
US20210398907A1 (en) * 2020-06-18 2021-12-23 Advanced Semiconductor Engineering, Inc. Substrate, semiconductor package, and method of manufacturing the same

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7173342B2 (en) * 2002-12-17 2007-02-06 Intel Corporation Method and apparatus for reducing electrical interconnection fatigue
TWI234252B (en) * 2003-05-13 2005-06-11 Siliconware Precision Industries Co Ltd Flash-preventing window ball grid array semiconductor package and chip carrier and method for fabricating the same
US7466021B2 (en) * 2003-11-17 2008-12-16 Interconnect Portfolio, Llp Memory packages having stair step interconnection layers
US20070090527A1 (en) * 2005-09-30 2007-04-26 Jochen Thomas Integrated chip device in a package
KR100673965B1 (en) * 2006-01-11 2007-01-24 삼성테크윈 주식회사 Printed circuit board and manufacturing method for semiconductor package using the printed circuit board
TW200745572A (en) * 2006-06-09 2007-12-16 Visera Technologies Co Ltd Manufacturing method of wafer-level testing circuit board, and the structure thereof
US7982137B2 (en) * 2007-06-27 2011-07-19 Hamilton Sundstrand Corporation Circuit board with an attached die and intermediate interposer
US8047156B2 (en) * 2007-07-02 2011-11-01 Hewlett-Packard Development Company, L.P. Dice with polymer ribs
US8102666B2 (en) * 2008-08-19 2012-01-24 Stats Chippac Ltd. Integrated circuit package system
KR20110082643A (en) * 2010-01-12 2011-07-20 삼성전자주식회사 Wiring substrate for a semiconductor chip and semiconductor package having the wiring substrate
JP5469546B2 (en) * 2010-06-22 2014-04-16 株式会社ジェイデバイス Manufacturing method of semiconductor device
US8823165B2 (en) 2011-07-12 2014-09-02 Invensas Corporation Memory module in a package
US8659140B2 (en) 2011-10-03 2014-02-25 Invensas Corporation Stub minimization using duplicate sets of signal terminals in assemblies without wirebonds to package substrate
KR20140085497A (en) 2011-10-03 2014-07-07 인벤사스 코포레이션 Stub minimization for multi-die wirebond assemblies with orthogonal windows
US8513813B2 (en) 2011-10-03 2013-08-20 Invensas Corporation Stub minimization using duplicate sets of terminals for wirebond assemblies without windows
EP2764543A2 (en) 2011-10-03 2014-08-13 Invensas Corporation Stub minimization for multi-die wirebond assemblies with parallel windows
US8629545B2 (en) * 2011-10-03 2014-01-14 Invensas Corporation Stub minimization for assemblies without wirebonds to package substrate
US8659143B2 (en) 2011-10-03 2014-02-25 Invensas Corporation Stub minimization for wirebond assemblies without windows
US9368477B2 (en) 2012-08-27 2016-06-14 Invensas Corporation Co-support circuit panel and microelectronic packages
US9070423B2 (en) 2013-06-11 2015-06-30 Invensas Corporation Single package dual channel memory with co-support
US9224696B2 (en) * 2013-12-03 2015-12-29 United Microelectronics Corporation Integrated semiconductor device and method for fabricating the same
US20150262902A1 (en) 2014-03-12 2015-09-17 Invensas Corporation Integrated circuits protected by substrates with cavities, and methods of manufacture
US9355997B2 (en) 2014-03-12 2016-05-31 Invensas Corporation Integrated circuit assemblies with reinforcement frames, and methods of manufacture
US9165793B1 (en) 2014-05-02 2015-10-20 Invensas Corporation Making electrical components in handle wafers of integrated circuit packages
US9741649B2 (en) 2014-06-04 2017-08-22 Invensas Corporation Integrated interposer solutions for 2D and 3D IC packaging
US9412806B2 (en) 2014-06-13 2016-08-09 Invensas Corporation Making multilayer 3D capacitors using arrays of upstanding rods or ridges
US9252127B1 (en) 2014-07-10 2016-02-02 Invensas Corporation Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture
US9281296B2 (en) 2014-07-31 2016-03-08 Invensas Corporation Die stacking techniques in BGA memory package for small footprint CPU and memory motherboard design
US9691437B2 (en) 2014-09-25 2017-06-27 Invensas Corporation Compact microelectronic assembly having reduced spacing between controller and memory packages
KR20160118806A (en) * 2015-04-03 2016-10-12 에스케이하이닉스 주식회사 Semiconductor package module
US9478504B1 (en) 2015-06-19 2016-10-25 Invensas Corporation Microelectronic assemblies with cavities, and methods of fabrication
US9484080B1 (en) 2015-11-09 2016-11-01 Invensas Corporation High-bandwidth memory application with controlled impedance loading
US9679613B1 (en) 2016-05-06 2017-06-13 Invensas Corporation TFD I/O partition for high-speed, high-density applications
KR20200053408A (en) * 2018-11-08 2020-05-18 주식회사 아모센스 Interposer
US11444012B2 (en) 2020-03-26 2022-09-13 Texas Instruments Incorporated Packaged electronic device with split die pad in robust package substrate
CN114664479A (en) * 2020-12-23 2022-06-24 昊佰电子科技(上海)有限公司 Conductive cloth with preset indentation line and preparation method thereof

Citations (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3635124A (en) * 1969-10-20 1972-01-18 John T Parsons Use of tape-controlled milling machines to carve combustible casting patterns
US5231878A (en) * 1991-12-23 1993-08-03 Ford Motor Company Mass air flow sensor
US5313096A (en) * 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5384689A (en) * 1993-12-20 1995-01-24 Shen; Ming-Tung Integrated circuit chip including superimposed upper and lower printed circuit boards
US5589420A (en) * 1994-09-13 1996-12-31 Texas Instruments Incorporated Method for a hybrid leadframe-over-chip semiconductor package
US5597643A (en) * 1995-03-13 1997-01-28 Hestia Technologies, Inc. Multi-tier laminate substrate with internal heat spreader
US5661336A (en) * 1994-05-03 1997-08-26 Phelps, Jr.; Douglas Wallace Tape application platform and processes therefor
US5723907A (en) * 1996-06-25 1998-03-03 Micron Technology, Inc. Loc simm
US5739585A (en) * 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US5818698A (en) * 1995-10-12 1998-10-06 Micron Technology, Inc. Method and apparatus for a chip-on-board semiconductor module
US6078104A (en) * 1997-02-17 2000-06-20 Seiko Epson Corporation Carrier film and integrated circuit device using the same and method of making the same
US6122171A (en) * 1999-07-30 2000-09-19 Micron Technology, Inc. Heat sink chip package and method of making
US6190943B1 (en) * 2000-06-08 2001-02-20 United Test Center Inc. Chip scale packaging method
US20010012643A1 (en) * 1998-01-18 2001-08-09 Kabushiki Kaisha Toshiba Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same
US6300165B2 (en) * 1999-11-15 2001-10-09 Substrate Technologies Incorporated Ball grid substrate for lead-on-chip semiconductor package
US20020008307A1 (en) * 1999-09-03 2002-01-24 Dickey Brenton L. Substrate film structure
US20020020689A1 (en) * 1996-06-26 2002-02-21 Leung Albert M. Accelerometer without proof mass
US6370767B1 (en) * 1999-10-04 2002-04-16 Artesyn Technologies, Inc. Method for fabricating an electrical apparatus
US20020172024A1 (en) * 2001-05-21 2002-11-21 Hui Chong Chin Method for encapsulating intermediate conductive elements connecting a semiconductor die to a substrate and semiconductor devices so packaged
US6531335B1 (en) * 2000-04-28 2003-03-11 Micron Technology, Inc. Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods
US6720666B2 (en) * 2001-12-12 2004-04-13 Micron Technology, Inc. BOC BGA package for die with I-shaped bond pad layout
US6975035B2 (en) * 2002-03-04 2005-12-13 Micron Technology, Inc. Method and apparatus for dielectric filling of flip chip on interposer assembly

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5365113A (en) 1987-06-30 1994-11-15 Hitachi, Ltd. Semiconductor device
JPH04142095A (en) * 1990-10-02 1992-05-15 Sharp Corp Connecting structure for member
JPH05332194A (en) * 1992-06-02 1993-12-14 Mitsubishi Electric Corp Misfire detection device for internal combustion engine
US5567655A (en) 1993-05-05 1996-10-22 Lsi Logic Corporation Method for forming interior bond pads having zig-zag linear arrangement
KR0178255B1 (en) * 1995-11-17 1999-03-20 황인길 Pcb carrier frame of bag semiconductor package and method of making the same
JPH09237800A (en) 1996-02-29 1997-09-09 Toshiba Corp Semiconductor device
US6008996A (en) 1997-04-07 1999-12-28 Micron Technology, Inc. Interdigitated leads-over-chip lead frame, device, and method for supporting an integrated circuit die
SG67384A1 (en) 1997-04-10 1999-09-21 Texas Instr Singapore Pte Ltd Integrated circuit package and flat plate molding process for integrated circuit package
JP2000100814A (en) 1998-09-18 2000-04-07 Hitachi Ltd Semiconductor device
ATE465604T1 (en) 1998-10-07 2010-05-15 Oticon As BEHIND-THE-EAR HEARING AID
US6091140A (en) 1998-10-23 2000-07-18 Texas Instruments Incorporated Thin chip-size integrated circuit package
TW434848B (en) 2000-01-14 2001-05-16 Chen I Ming Semiconductor chip device and the packaging method
US6522018B1 (en) * 2000-05-16 2003-02-18 Micron Technology, Inc. Ball grid array chip packages having improved testing and stacking characteristics

Patent Citations (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3635124A (en) * 1969-10-20 1972-01-18 John T Parsons Use of tape-controlled milling machines to carve combustible casting patterns
US5231878A (en) * 1991-12-23 1993-08-03 Ford Motor Company Mass air flow sensor
US5313096A (en) * 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5384689A (en) * 1993-12-20 1995-01-24 Shen; Ming-Tung Integrated circuit chip including superimposed upper and lower printed circuit boards
US5661336A (en) * 1994-05-03 1997-08-26 Phelps, Jr.; Douglas Wallace Tape application platform and processes therefor
US5589420A (en) * 1994-09-13 1996-12-31 Texas Instruments Incorporated Method for a hybrid leadframe-over-chip semiconductor package
US5597643A (en) * 1995-03-13 1997-01-28 Hestia Technologies, Inc. Multi-tier laminate substrate with internal heat spreader
US5818698A (en) * 1995-10-12 1998-10-06 Micron Technology, Inc. Method and apparatus for a chip-on-board semiconductor module
US5739585A (en) * 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US5723907A (en) * 1996-06-25 1998-03-03 Micron Technology, Inc. Loc simm
US5817535A (en) * 1996-06-25 1998-10-06 Micron Technology, Inc LOC SIMM and method of fabrication
US20020020689A1 (en) * 1996-06-26 2002-02-21 Leung Albert M. Accelerometer without proof mass
US6078104A (en) * 1997-02-17 2000-06-20 Seiko Epson Corporation Carrier film and integrated circuit device using the same and method of making the same
US20010012643A1 (en) * 1998-01-18 2001-08-09 Kabushiki Kaisha Toshiba Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same
US6122171A (en) * 1999-07-30 2000-09-19 Micron Technology, Inc. Heat sink chip package and method of making
US20020008307A1 (en) * 1999-09-03 2002-01-24 Dickey Brenton L. Substrate film structure
US6370767B1 (en) * 1999-10-04 2002-04-16 Artesyn Technologies, Inc. Method for fabricating an electrical apparatus
US6300165B2 (en) * 1999-11-15 2001-10-09 Substrate Technologies Incorporated Ball grid substrate for lead-on-chip semiconductor package
US20030132518A1 (en) * 1999-11-15 2003-07-17 Castro Abram M. Ball grid substrate for lead-on-chip semiconductor package
US6531335B1 (en) * 2000-04-28 2003-03-11 Micron Technology, Inc. Interposers including upwardly protruding dams, semiconductor device assemblies including the interposers, and methods
US6190943B1 (en) * 2000-06-08 2001-02-20 United Test Center Inc. Chip scale packaging method
US20020172024A1 (en) * 2001-05-21 2002-11-21 Hui Chong Chin Method for encapsulating intermediate conductive elements connecting a semiconductor die to a substrate and semiconductor devices so packaged
US6720666B2 (en) * 2001-12-12 2004-04-13 Micron Technology, Inc. BOC BGA package for die with I-shaped bond pad layout
US6975035B2 (en) * 2002-03-04 2005-12-13 Micron Technology, Inc. Method and apparatus for dielectric filling of flip chip on interposer assembly

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190237436A1 (en) * 2007-04-12 2019-08-01 Micron Technology, Inc. System in package (sip) with dual laminate interposers
JP2010153466A (en) * 2008-12-24 2010-07-08 Elpida Memory Inc Wiring board
US20160220135A1 (en) * 2013-09-13 2016-08-04 University Of Utah Research Foundation Micro-molded electrodes, arrays, and methods of making the same
US11185271B2 (en) * 2013-09-13 2021-11-30 University Of Utah Research Foundation Methods of making micro-molded electrodes and arrays
US9349713B2 (en) 2014-07-24 2016-05-24 Samsung Electronics Co., Ltd. Semiconductor package stack structure having interposer substrate
US20210398907A1 (en) * 2020-06-18 2021-12-23 Advanced Semiconductor Engineering, Inc. Substrate, semiconductor package, and method of manufacturing the same
US11296034B2 (en) * 2020-06-18 2022-04-05 Advanced Semiconductor Engineering, Inc. Substrate and semiconductor package comprising an interposer element with a slot and method of manufacturing the same

Also Published As

Publication number Publication date
US7102217B2 (en) 2006-09-05
US20040201111A1 (en) 2004-10-14
US20040201075A1 (en) 2004-10-14
US7078823B2 (en) 2006-07-18

Similar Documents

Publication Publication Date Title
US7102217B2 (en) Interposer substrates with reinforced interconnect slots, and semiconductor die packages including same
US6838754B2 (en) Multi-chip package
US7476962B2 (en) Stack semiconductor package formed by multiple molding and method of manufacturing the same
US6385049B1 (en) Multi-board BGA package
US6900551B2 (en) Semiconductor device with alternate bonding wire arrangement
US20020172024A1 (en) Method for encapsulating intermediate conductive elements connecting a semiconductor die to a substrate and semiconductor devices so packaged
KR100984132B1 (en) Semiconductor package and mounting method thereof
KR20100050511A (en) Packaged integrated circuit devices with through-body conductive vias, and methods of making same
US6552437B1 (en) Semiconductor device and method of manufacture thereof
US9196470B1 (en) Molded leadframe substrate semiconductor package
KR100674907B1 (en) Stack type semiconductor package having high reliability
US6407333B1 (en) Wafer level packaging
KR19980020296A (en) Semiconductor chip package
US6855574B2 (en) Stress balanced semiconductor packages, method of fabrication and modified mold segment
KR100614431B1 (en) Method and structure for manufacturing improved yield semiconductor packaged devices
US6236107B1 (en) Encapsulate resin LOC package and method of fabrication
US7572674B2 (en) Method for manufacturing semiconductor device
JP3226244B2 (en) Resin-sealed semiconductor device
US5811875A (en) Lead frames including extended tie-bars, and semiconductor chip packages using same
KR20010025874A (en) Multi-chip semiconductor package
KR20040069392A (en) Stacked type semiconductor multichip package
KR100443516B1 (en) Stack package and manufacturing method thereof
JP2696532B2 (en) Semiconductor device and manufacturing method thereof
US20080088037A1 (en) Semiconductor package and method for manufacturing the same
KR0182509B1 (en) Lead frame having extended tia-bar and semiconductor chip package using it

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION