US20040221254A1 - Mixed mode optical proximity correction - Google Patents
Mixed mode optical proximity correction Download PDFInfo
- Publication number
- US20040221254A1 US20040221254A1 US10/863,927 US86392704A US2004221254A1 US 20040221254 A1 US20040221254 A1 US 20040221254A1 US 86392704 A US86392704 A US 86392704A US 2004221254 A1 US2004221254 A1 US 2004221254A1
- Authority
- US
- United States
- Prior art keywords
- model
- optical proximity
- proximity correction
- corrected
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70491—Information management, e.g. software; Active and passive control, e.g. details of controlling exposure processes or exposure tool monitoring processes
- G03F7/70541—Tagging, i.e. hardware or software tagging of features or components, e.g. using tagging scripts or tagging identifier codes for identification of chips, shots or wafers
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70433—Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
- G03F7/70441—Optical proximity correction [OPC]
Abstract
The present invention beneficially provides an improved method and apparatus for designing submicron integrated circuits. A tag identifier is provided to an integrated circuit (IC) design. The tag identifier defines a set of properties for edge fragments. Edge fragments are tagged if they have the set of properties defined by the tag identifier. For instance, tag identifiers may define edge fragments that make up line ends or corners, or tag identifiers may define edge fragments that have predetermined edge placement errors. In various embodiments, functions can be performed on the tagged edge fragments. For instance, rule-based optical proximity correction (OPC) or model-based OPC can be performed on the tagged edge fragments. Other functions may mark tagged edge fragments in a visual display of the IC design, display the number of edge fragments having particular tags in a histogram, or identify particularly complex and error prone regions in the IC design.
Description
- The present invention pertains to the field of integrated circuit (IC) design. More particularly, this invention relates to the art of designing deep submicron ICs.
- Since the advent of the integrated circuit (IC), circuit components have become smaller and smaller. An IC may include millions of components packed into an incredibly small package. With each new generation of smaller integration, more functionality, and therefore more value, can be derived from ICs. Reliably manufacturing these highly integrated ICs, however, presents significant design challenges.
- Those skilled in the art will be familiar with numerous processes for manufacturing ICs. For example, most ICs being with a silicon wafer, and transistors are built one layer at a time in the silicon through repeated applications of photo exposure and chemical processing. A single iteration of the exemplary process usually begins by growing a layer of oxide on the wafer. Then, a layer of light-sensitive material called “photoresist” or “resist” is applied to the oxide. A light source exposes areas of the resist either by projecting an image on the resist material through a reticle or by shining through openings in a contact mask. Hereinafter, the term “mask” will be used to generically refer to a contact mask or a reticle.
- A chemical process either etches away the exposed resist material or hardens the exposed resist material and etches away the unexposed material to leave behind a layout. Another chemical process transfers the layout from the resist material to the oxide layer to create barriers of oxide protecting the silicon below. Then, the unprotected silicon can be processed in any number of ways, such as electron diffusion or implantation, to create, for instance, p-type or n-type transistor regions.
- The remaining oxide can be stripped away and a new layer grown to begin the next layer. A typical IC may require16 to 24 iterations of photo exposure and chemical processing to build transistors, contact pads, transmission paths, etc.
- Manufacturing challenges tend to arise when critical dimensions (the minimum distance between edges of various types of features in various regions in the IC design) approach, or drop below, the wavelength of the light source used to expose the resist. At critical dimensions near or below the light wavelength, typically in the deep submicron range, manufacturing reliability (yield rate) may be affected by several factors including optical proximity distortions and chemical processing fluctuations. Typical problems include line-end pullback and line-width variations that depend on the local pattern density and topology.
- FIG. 1A illustrates a simple example of features that may appear on one layer of an IC design. A mask for the design may allow light to pass through the white areas so that the darkened areas are left unexposed. FIG. 1B, however, shows the resulting design in silicon with a deep submicron critical dimension (CD). In many places, not enough light passed through the mask to adequately expose the resist, causing the features to overlap. In deep submicron ICs, whether or not features overlap at a particular point does not depend solely on the distance between the features. For instance,
gap 110A andgap 120A have the same width, CD. In FIG. 1B however,corresponding gap 110B does not overlap, butcorresponding gap 120B does overlap. Even though both gaps have the same width in the mask, the proximity of edges neargap 120B alters the edge intensity gradient, reducing the intensity of light reaching the resist and causing variations in the chemical processing. Proximity distortions, such as those illustrated in FIG. 1B, can reduce operating speed, or prevent operation entirely, due to breaks in connectivity and short circuits. - Those skilled in the art will be familiar with the term optical proximity correction, or OPC, which generally refers to modifying integrated circuit (IC) designs to compensate for manufacturing distortions due to the relative proximity of edges in the design. As used herein however, OPC may refer to design modifications based not only on the relative proximity of edges, but also on distortions introduced during chemical processing, such as resist etching and oxide etching. Therefore, OPC, as used herein, refers to optical and process correction, and includes design alterations made to improve manufacturability from exposure through chemical processing.
- As IC designs become more complex, manual OPC (entering corrections by hand through trial and error) becomes more time consuming and less cost effective. Software modeling, or simulation, is a basis for one form of automated OPC referred to herein as model-based OPC. In model-based OPC, manufacturing distortions can be predicted and compensated for at the design stage by operating on edge fragments. FIG. 2A illustrates a compensated design based on the design of FIG. 1A.
- Model-based OPC can be very computationally intensive. For every edge, or fragment of an edge, an edge placement error is determined by simulation. Based on an edge placement error, an edge fragment may be pushed or pulled in an attempt to compensate for the error. The simulations and adjustments may need to be repeated several times for each edge fragment before the edge placement error is within acceptable limits. FIG. 2B illustrates the design in silicon based on the compensated mask.
- Another automated approach is referred to herein as rule-based OPC. According to a rule-based approach, whenever a particular feature is encountered, a predetermined alteration is introduced. For instance, at every convex right angle, a “serif” can be added, which is basically involves pushing the corner edge fragments out a predetermined distance.
- Rule-based OPC, however, relies on the presumption that altering a particular feature with a predetermined change will improve the quality of the manufactured design. The presumption does not always hold true. For instance, in FIG. 2A, not all of the convex right angle edge fragments are pushed out, and of those that are pushed out, they are not all pushed the same distance.
- FIG. 3A illustrates another type of IC design feature that is often distorted when manufactured with critical dimensions (CD) near or below the light source wavelength. Densely packed edges alter edge intensity gradients so that edge placement is distorted.
Feature 310A extends from a densely packed region to an isolated region. FIG. 31B illustrates what may result. Line width variations, such as the variation over the length offeature 310B, can cause significant problems. - As discussed in U.S. Pat. No. 5,242,770 issued to Chen et al., line width variations can be reduced by employing assist features called leveling bars. FIG. 4 illustrates a set of leveling bars410. The width W of the leveling bars is too narrow for the features to be reproduced in the resist. According to the '770 patent, however, leveling bars spaced at a predetermined distance D on either side of the distorted feature should reduce edge placement distortion. In which case, leveling bars can be automatically placed at a predetermined distance D on either side of features such as
feature 310A using a rule-based approach. - Model-based OPC, although usually much slower than rule-based OPC, is much more accurate and produces superior yield rates. Rule-based OPC can be faster than model-based OPC because rule-based OPC is less computationally intensive. In which case, using rule-based or model-based OPC is a tradeoff between speed and accuracy.
- Thus, it would be desirable if rule-based and model-based OPC could be selectively employed at a feature level in an efficient manner.
- The present invention beneficially provides an improved method and apparatus for designing submicron integrated circuits. A tag identifier is provided to an integrated circuit (IC) design. The tag identifier defines a set of properties for edge fragments. Edge fragments are tagged if they have the set of properties defined by the tag identifier. For instance, tag identifiers may define edge fragments that make up line ends or corners, or tag identifiers may define edge fragments that have predetermined edge placement errors.
- In various embodiments, functions can be performed on the tagged edge fragments. F or instance, rule-based optical and process correction (OPC) or model-based OPC can be performed on the tagged edge fragments. Other functions may mark tagged edge fragments in a visual display of the IC design, display the number of edge fragments having particular tags in a histogram, or identify particularly complex and error prone regions in the IC design.
- Examples of the present invention are illustrated in the accompanying drawings. The accompanying drawings, however, do not limit the scope of the present invention. Like references in the drawings indicate similar elements.
- FIGS. 1A and 1B illustrate an uncompensated IC design.
- FIGS. 2A and 2B illustrate a compensated IC design.
- FIGS. 3A and 3B illustrate line width variation due to isolated and densely packed edges.
- FIG. 4 illustrates assist features to reduce line width variation.
- FIG. 5 illustrates an environment for one embodiment of the present invention.
- FIG. 6 illustrates a tagging process of one embodiment of the present invention.
- FIG. 7 illustrates a number of features in one embodiment of an IC design.
- FIG. 8 illustrates one embodiment of a fragmented feature.
- FIG. 9 illustrates one embodiment of a process to perform a tagging script.
- FIG. 10 illustrates one embodiment of uncompensated features in silicon.
- FIG. 11 illustrates one embodiment of a tagging script.
- FIG. 12 illustrates one embodiment of compensated features.
- FIG. 13 illustrates one embodiment of persistent tags.
- FIG. 14 illustrates one embodiment of a histogram for tags.
- FIG. 15 illustrates one embodiment of a computer system.
- FIG. 16 illustrates one embodiment of a machine readable storage medium.
- In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, those skilled in the art will understand that the present invention may be practiced without these specific details, that the present invention is not limited to the depicted embodiments, and that the present invention may be practiced in a variety of alternate embodiments. In other instances, well known methods, procedures, components, and circuits have not been described in detail.
- Parts of the description will be presented using terminology commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art. Also, parts of the description will be presented in terms of operations performed through the execution of programming instructions. As well understood by those skilled in the art, these operations often take the form of electrical, magnetic, or optical signals capable of being stored, transferred, combined, and otherwise manipulated through, for instance, electrical components.
- Various operations will be described as multiple discrete steps performed in turn in a manner that is helpful in understanding the present invention. However, the order of description should not be construed as to imply that these operations are necessarily performed in the order they are presented, or even order dependent. Lastly, repeated usage of the phrase “in one embodiment” does not necessarily refer to the same embodiment, although it may.
- The present invention provides an improved method and apparatus for designing integrated circuit (IC) layouts. Layouts are composed of polygons of edge fragments. Edge fragments that have certain properties can be identified and tagged. For instance, any edge fragments that are of particular interest or concern, such edge fragments that form line ends or edge fragments that form convex corners, can be tagged. Then, in some embodiments, the tagged edge fragments can be controlled in various ways. For instance, a user can apply different types of optical and process correction (OPC) to the tagged edge fragments, or view which edges in an IC layout have received certain tags. The tags can also be saved so that other tools can use them.
- The present invention can be used to achieve certain performance advantages over ordinary model-based or rule-based OPC. Model-based OPC provides a high level of accuracy and contributes to superior yield rates, but tends to be slow. Rule-based OPC, on the other hand, can be fast, but is often inaccurate. The present invention may achieve performance advantages, for instance, by selectively applying OPC to only tagged edge fragments, resulting in a potentially significant time savings. Depending on the kinds edge fragments that are tagged and the type of OPC applied to each edge fragment, there may also be little or no degradation in accuracy compared to ordinary model-based OPC. In other embodiments, speed and accuracy may be improved by utilizing customized or optimized models for particular types of tagged edge fragments, such as a hammerhead model for line-end edge fragments or assist-feature models for dense-to-isolated edges. In still other embodiments, combined rule-based and model-based approaches can also be used. For instance, a rule-based approach can be tried first, and a model-based approach used only if necessary. Additional advantages and applications of the present invention will be understood from the descriptions and examples of particular embodiments to follow.
- FIG. 5 illustrates an environment for one embodiment of the present invention. Electronic design automation (EDA)
tool 510 includes a taggingpreprocessor 530 and atagging routine 550.Tagging preprocessor 530, as discussed below, homogenizes and fragments IC data in preparation for tagging. Also as discussed below, tagging routine 550 performs one ormore tagging scripts 580 on the fragmented IC data. - FIG. 6 illustrates the general flow of one embodiment of a process performed by
EDA tool 510 of FIG. 5. In 610,EDA tool 510 receivesIC data 520.IC data 520 may be in any of a number of formats, including GDSII (Graphic Design System II) format. As illustrated in FIG. 5,IC data 520 includes polygons, such as POLY1. Each polygon is defined by a set of two-dimensional vertices. A line segment is implied between each pair of vertices to form a closed polygon.IC data 520 also includes various shorthand notations for polygons, such as PATH1. Each path is defined by a set of two-dimensional vertices and a width, W. A polygon of width W is implied along a line segment between each pair of vertices. Other shorthand notations may include circles defined, for instance, by a center point and a radius, cross-hatched regions defined, for instance, by line width and orientation, etc. - Skipping now to FIG. 7, a number of features that may be included in
IC design data 520 are illustrated. In the illustrated embodiment,IC data 520 defines a single layer of features, LAYER 0. Those skilled in the art will recognized that, in alternate embodiments, IC data may include multiple layers. Shorthand notations may be used to definepaths 701 to 706 and/orcontact pads 720. - Returning to FIG. 6, in620, tagging
preprocessor 530preprocesses IC data 520 and generatesfragmented IC data 540. Any number of techniques can be used for preprocessing. Basically, preprocessing involves two steps. First, data is homogenized by converting all features into closed polygons, or loops. That is, all shorthand notations are replaced with polygon notations. For instance, a path is converted from a string of vertices, with a width W, to a set of vertices defining a long, narrow polygon outlining of the path. - The second preprocessing step is fragmenting. Fragmenting involves inserting additional vertices to create smaller sections of edges, or edge fragments. Employment rules generally define where vertices should be added. For instance, vertices are usually added so that there is no more than a maximum edge fragment length between vertices. Vertices may also be added near particular types of vertices, such as adding vertices near corner vertices so that a corner is comprised of two short edge fragments.
- If more vertices are added, more precise edge placement corrections can be made, but more OPC computations must be performed. That is, increasing the granularity of edge fragments increases potential OPC accuracy but decreases speed. Densely filled areas are likely to need more intricate edge placement correction than sparsely filled areas, so more vertices may be added to densely filled areas than to sparsely filled areas.
- Skipping now to FIG. 8, a fragmented feature is illustrated. In the illustrated embodiment, vertices are added at a particular distance to either side of corner vertices. Vertices are also added at intervals along the edges so that no edge fragment is longer than a maximum edge fragment length.
Loop 835 can be called a positive loop because it defines the perimeter of a feature, andloop 840 can be called a negative loop because it defines an opening in a feature. - Returning again to FIG. 6, the general flow further includes receiving
tagging script 580 in 630, tagging edge fragments according to taggingscript 580 in 640, performing functions, if any, on tagged edge fragments according to taggingscript 580 in 650, and outputting modifiedIC data 560 in 660. One embodiment of tagging 640 and performingfunctions 650, as performed by tagging routine 550, is discussed below in more detail with respect to FIG. 9.Modified IC data 560 can take many forms and be used for many purposes. In the illustrated embodiment, and as discussed below, modifiedIC data 560 includes OPC-compensatedIC data 565 and a number of additional layers ofpersistent tags 570. - FIG. 9 illustrates one embodiment of640 and 650 of FIG. 6 in more detail. In 910, tagging routine 550 retrieves a first tag identifier from tagging
script 580. A tag identifier defines a set of properties for an edge fragment. For instance, there may be tag identifiers for vertical edge fragments, horizontal edge fragments, edge fragments with a particular length, all edge fragments, all edge fragments on a particular layer, and edge fragments at a particular angle. Tag identifiers may also define edge fragments based on relationships with surrounding edge fragments. For instance, there may be tag identifiers for edge fragments that form convex corners, concave corners, or line ends, edge fragments adjacent to corner or line-end edge fragments, edge fragments that form particular angles with other edge fragments, edge fragments in a user-defined sequence of edge fragment lengths, corner angles, and/or spacings, edge fragments comprising a positive or negative loop that includes one or more edge fragments of a particular type, and edge fragments comprising positive or negative loops having a particular area. Tag identifiers may also define edge fragments that have particular edge placement errors. Virtually any property can be a tag identifier. In which case, tag identifiers can be created to define virtually any type of edge fragment that is of particular interest or concern. - In920, an edge fragment is retrieved from the fragmented IC data, and, in 925, the edge fragment is compared to the properties defined by the tag identifier. If the edge fragment has the properties defined by the tag identifier, the edge fragment is tagged in 930 accordingly. In one embodiment, a tagged edge fragment can be thought of as an edge fragment that has been labeled according to the tag identifier. For instance, each edge fragment that is tagged using a corner tag identifier is essentially labeled as a corner edge fragment.
- In940, tagging
routing 550 checks to see if there are any more edge fragments to compare to the tag identifier. If there are more edge fragments, the next edge fragment is retrieved in 950 and the process loops back to 925. If there are no more edge fragments in the fragmented IC data to compare to the tag identifier, then, in 960, tagging routine 550 performs functions, if any, on the tagged edges as defined by the tagging script. - Functions may include performing rule-based OPC or model-based OPC, or a combination of both, on the set of tagged edge fragments. Other functions include combining the set of tagged edge fragments with another set of previously tagged edge fragments to define new sets of tagged edge fragments. For instance, a set of edge fragments tagged with a convex-corner tag identifier may be added to a set of edge fragments tagged with an adjacent-to-convex-corner tag identifier. In another example, horizontal edge fragments could be removed from a set of all edge fragments to create a new set of non-horizontal edge fragments.
- Alternately, no functions may be performed on tagged edge fragments in960. That is, edge fragments may simply be tagged for future use, whatever use that may be.
- In970 of FIG. 9, if there are more tag identifiers in the tagging script, the next tag identifier is retrieved in 980 and the process loops back to 920. An edge fragment may be tagged according to multiple tag identifiers. For instance, an edge fragment may be tagged as being part of a line-end as well as being horizontal. If there are no more tag identifiers, the process ends.
- In an alternate embodiment, the process of FIG. 9 operates on one window of an IC layout at a time. That is, rather than applying a tag identifier to every edge fragment in the fragmented IC data before moving on to the next tag identifier, the IC data is divided into windows or grid sections. All of the tag identifiers are applied to all of the edge fragments within a window before moving on to the next window.
- Any number of additional approaches could be used to apply tag identifiers to edge fragments. For instance, the process could start by selecting an edge fragment and applying all tag identifiers to the edge fragment before moving on to the next edge fragment.
- An example of the present invention is presented with reference to FIGS. 7 and 10-12. As discussed above, FIG. 7 illustrates a number of features that may be included in
IC design data 520. In IC designs having critical dimensions (the minimum distance between edges of various types of features in various regions in the IC design) near the wavelength of the light source used to manufacture the IC, the proximity of neighboring edges can distort edge placement in the manufactured IC. FIG. 10 illustrates one embodiment of a manufactured IC based on the IC design of FIG. 7 having critical dimensions near or below the wavelength of the light source.Paths 701 to 705 are separated by the minimum allowed spacing of 0.3 microns, sopaths 701 to 705 are said to be densely packed.Path 1003, which goes from densely packed to isolated, is thin where it is densely spaced, but thick where it is isolated. Similarly, paths 1001 and 1005, which are densely packed along one edge and isolated along another, are thicker thanpaths 1002 and 1004. -
Isolated path 706 of FIG. 7 may also turn out distorted in the manufactured IC. In FIG. 10, correspondingisolated path 1006 turned out to be thicker and shorter than intended. That is, in addition to a thicker-than-intended line width due to isolated edges, the ends ofpath 1006 fall short of where the path is intended to end. This is called line-end pull back, and can lead to breaks in connectivity.Path 1006 turned out thicker because, like the top part ofpath 1003, the edge fragments are isolated. -
Features 720 comprise a number contact pads. Exterior edges of the group ofcontact pads 720 are isolated in that there are no edges close by. Some of the interior edges, however, are densely spaced with several edges in close proximity. As withpaths 701 to 706, the proximity of neighboring edges amongcontact pads 720 can alter the edge intensity gradients, and distort edge placement. In FIG. 10,contact pads 1020 overlap where edges in the IC design are in close proximity with three or more edges of neighboring pads. -
Feature 730 is actually two polygons—a five vertex polygon 735 and a fourvertex polygon 740. Again, the proximity of edges withinfeature 730 may distort edge placement, particularly near the corners, and where polygon 735 is particularly close topolygon 740. In FIG. 10,feature 1030 has a break in connectivity where polygon 735 is close topolygon 740. - Rather than applying model-based or rule-based OPC to the entire design, a user could apply one or more tagging scripts to the IC design to selectively identify edge fragments likely to need corrections. FIG. 11 illustrates part of a tagging script that is applicable to some of the features illustrated in FIG. 7. The tagging script uses tag identifiers to narrow the set of tagged edge fragments until only the desired edge fragments are tagged. For instance, with respect to edge placement distortions on
path 703, OPC does not need to be performed on all of the edge fragments in the IC design. Instead, OPC can be selectively performed on the vertical edge fragments ofpath 703 that extend beyond the other paths. - First, in FIG. 11, the IC design is cleared of any previously created tags. Then a new tag, “pathFrag,” is created. In the illustrated embodiment, the path width W is 0.25 microns and the minimum spacing between
paths 701 to 705 is 0.3 microns. So, it is probably safe to assume that any edge fragments separated by a distance from inside edge to inside edge of 0.25 microns are path edge fragments. Based on this assumption,line 1112 identifies and tags all of the vertical edge fragments inpaths 701 to 706. - To tag the rest of the edge fragments in the paths,
line 1113 tags all of the edge fragments in any loop containing an edge fragment previously tagged pathFrag. So, all of the edgefragments comprising paths 701 to 706 are tagged “path” inline 1113. - The next step toward focusing in on
path 703 is to excludepath 706.Path 706 is isolated. The distance between it and surrounding edge fragments is more than the minimum spacing. So, in line 1114, only edge fragments that were previously tagged “path” and that are separated by a distance from outside edge to outside edge of up to 0.4 microns are tagged “densePathEdge.” This step excludespath 706 because it is separated by more than 0.4 microns. - Line1114 only tagged the densely packed, vertical edge fragments of
paths 701 to 706. So, inline 1115, all of the edgefragments comprising paths 701 to 705 are tagged “densePath” by marking every edge fragment in any loop containing edge fragments previously tagged “densePathEdge.” - In line1116, the line-end edge fragments of
paths 701 to 705 are excluded so that only the vertical edge fragments remain. These vertical edge fragments are tagged “densePathNoEnds.” In line 1117, the densely packed vertical edge fragments ofpaths 701 to 705 are excluded by tagging only edge fragments previously tagged densePathNoEnds and that are separated by more than 1.0 micron from the nearest edge fragment. In which case, only the outside edges ofpaths path 703, are tagged “isoFragOnDensePath.” - In
line 1118, the outside edges ofpaths path 701 that are tagged isoFragOnDensePath are on the left edge ofpath 701. Measuring from the inside of the left edge ofpath 701 means measuring to the right towardpath 702. In which case, the nearest outside edge is the left edge ofpath 702. The distance between the left edge ofpath 701 and the left edge ofpath 702 is less than 1.0 microns. The same is true forpath 705. So, the only remaining edge fragments, tagged “isoDenseFrag,” are the vertical edge fragments ofpath 703 that extend beyond the other paths. - In
lines 1119 and 1120 a model, optimized for isolated-to-dense paths, is selectively applied to the appropriate edge fragments. The model could simulate the IC design and only calculate edge placement errors for the tagged edge fragments. For each tagged edge fragment, if the edge placement error is too large, the model can push or pull the edge fragment until the edge placement error is within acceptable limits. - Alternately, the optimized model could introduce a dummy feature, such as an assist feature, of arbitrary shape, size, and distance from each tagged edge fragment. For instance, in one embodiment, the dummy feature could be a user-defined rectangle, having an arbitrary, user-defined length, width, and distance. Then, model-based OPC could be used to determine an acceptable length, width, and distance for the dummy feature from a respective tagged edge fragment to reduce the edge placement error to acceptable limits.
- For instance, FIG. 12 illustrates one embodiment of assist features1210. Unlike leveling bars described in U.S. Pat. No. 5,242,770 discussed above, the assist features are not simply positioned a predetermined distance from the path as in a rule-based approach. Instead, model-based OPC is selectively applied to only the necessary edge fragments to position the assist features and determine a width for the assist features based on simulation. The model could be optimized for correcting line-width variations. For instance, instead of first attempting to push or pull the edge fragments, as may be the case in a generalized model-based OPC approach, the optimized model for line-width variations could go directly to assist features. In more complicated IC designs, the distance and width of assist features may vary from one edge fragment to the next depending on neighboring edges.
- Returning to FIG. 11,
lines 1111 to 1120 of the tagging script demonstrate that nearly any type of edge fragment can be isolated in an IC design. Of course, any number of approaches, many of which may be much more direct, could be taken in a tagging script to isolate the appropriate edge fragments ofpath 703. Moreover, various alterations in syntax could be used to combine one or more lines of the tagging script. - In
lines 1121 to 1124 of the tagging script, edge fragments at the ends ofpath 706 are isolated and an optimized model is applied to addhammerheads - Similar tagging scripts could also be written to selectively apply OPC to the isolated edges of
paths - Likewise, OPC could be selectively applied to only those edge fragments in
contact pads 720 and feature 730 likely to need correction. For instance, densely packed and isolated edge fragments incontact pads 720 could be tagged based on the number of surrounding edge fragments within the critical dimension. Forfeature 730, corner edge fragments could be tagged. Then, rule-based or model-based OPC, or a mixture of the two, could be applied to the tagged edges. For instance, as shown in FIG. 12, corner edge fragments atcorner 1251 infeature 1250 have been pushed out. A predetermined outward bias may be sufficient to correct for the distortion atcorner 1251. Atcorner 1252 however, the edge fragments have been pulled in. A predetermined outward bias would have made the distortion worse, not better, by enlarging the break in connectivity shown in FIG. 10 forfeature 1030. In which case, if a rule-based outward bias had first been applied tocorner 1252, calculating the edge placement errors for corner edge fragments would have uncover the rule-based failure. Limited application of model-based OPC could then correct the rule-based failure. - Any number of alternate tagging scripts are possible. An alternate tagging script could calculate edge placement errors for all edge fragments in an IC design or region. Then, edge fragments could be tagged if their edge placement errors are outside an allowable tolerance limit. For the tagged edge fragments, just enough OPC could be selectively applied to bring the entire IC design within the tolerance limit.
- IC design data may include multiple layers of features. Overlapping features on different layers can also cause edge placement distortions. In which case, a tagging script could identify edge fragments which overlap from layer to layer and apply OPC accordingly.
- A tagging script could also be used to identify particularly complex regions, or regions having may edges with unacceptable edge placement errors. These regions may be flagged for a user to perform manual OPC, or automated model-based OPC could be applied to an entire flagged region.
- Tagging scripts could also be used to identify manually entered or previously existing corrections or assist features. For instance, hammerheads on the ends of lines could be identified and tagged based on a particular sequence of edge segments and turns. Then, automated OPC could be disabled on tagged hammerhead edge fragments so that corrections are not added on top of corrections. Alternately, previously existing corrections could be tagged and removed so that automated OPC could start with a clean slate.
- Another tagging script may store tags as persistent tags. For instance, markers for the coordinates of each edge fragment in a set of edge fragments may be stored in another layer of the IC design data so that the set of tagged edge fragments can be quickly identified by other EDA tools. For instance, as discussed above with respect to FIG. 5, modified
IC data 560 may include several layers ofpersistent tags 570. The persistent tags could be stored with coordinates that overlap the corresponding edge fragments. A separate layer could be used for each type of tag. - For instance, FIG. 13 illustrates a line-end on layer0. On
layer 1, boxes indicate which edge fragments on layer 0 are tagged as line-end edge fragments. In a visual display of the IC data, a user can superimpose layer 0 andlayer 1 so that the tagged edge fragments are marked with boxes. - In addition to conveniently visualizing tagged edge fragments, storing persistent tags on separate layers also facilitates counting how many edge fragments are tagged with a particular tag. For instance, the number of tags on a layer can be counted automatically and the number displayed in a histogram. FIG. 14 illustrates one embodiment of a histogram for isolated-to-dense edge fragments and line-end edge fragments. The histogram may be used, for instance, to estimate OPC processing time for an IC design as a function of the number of particular types of edge fragments.
- FIG. 15 is intended to represent a broad category of computer systems. In FIG. 15,
processor 1510 includes one or more microprocessors.Processor 1510 is coupled totemporary memory 1560 byhigh speed bus 1570.High speed bus 1570 is coupled to Input/Output bus 1550 bybus bridge 1580.Permanent memory 1520 and Input/Output devices, includingdisplay device 1540,keyboard 1530, andmouse 1590, are also coupled to Input/Output bus 1550. In certain embodiments, one or more components may be eliminated, combined, and/or rearranged. A number of additional components may also be coupled to eitherbus 1550 and/or 1570 including, but not limited to, another bus bridge to another bus, one or more disk drives, a network interface, additional audio/video interfaces, additional memory units, additional processor units, etc. -
EDA tool 510, as shown in FIG. 5, can be executed byprocessor 1510 as a series or sequence of machine readable instructions or function calls stored, for instance, inpermanent memory 1520 ortemporary memory 1560. Alternately, as shown in FIG. 16, machineexecutable instructions 1620, representing the function ofEDA tool 510, could be stored ondistribution storage medium 1610, such as a CD ROM, a digital video or versatile disk (DVD), or a magnetic storage medium like a floppy disk or tape. The instructions could also be downloaded from a local or remote server. - Alternately, the present invention could be implemented in any number of additional hardware machines. For instance, one or more ASICs (application specific integrated circuits) could be endowed with some or all of the functionality of
EDA tool 510, and inserted intosystem 1500 of FIG. 15 as separate components, or combined with one or more other components. - Thus, an improved method and apparatus for designing ICs is described. Whereas many alterations and modifications of the present invention will be comprehended by a person skilled in the art after having read the foregoing description, it is to be understood that the particular embodiments shown and described by way of illustration are in no way intended to be considered limiting. Therefore, references to details of particular embodiments are not intended to limit the scope of the claims.
Claims (33)
1-17. (canceled)
18. A method of preparing a mask, said method comprising:
accepting design data;
processing features in said design data with a set of optical proximity correction rules to produce a rule-corrected design, wherein at least one feature comprises a shape;
modeling said rule-corrected design with an optical model selected from a set of models; and
adjusting said rule-corrected design to make corrections based on said optical model.
19. The method of claim 18 wherein modeling said rule-corrected design comprises verifying said rule-corrected design against specifications.
20. A method of preparing a mask, said method comprising:
accepting design data;
processing features in said design data with a set of optical proximity correction rules to produce a rule-corrected design;
examining said rule-corrected design to identify a set of features to process with model-based optical proximity correction that uses a model selected from a set of models;
processing said set of features with said model-based optical proximity correction; and
outputting a final corrected design.
21. The method of claim 20 wherein processing said set of features with model-based optical proximity correction comprises verifying said design data against specifications.
22. The method of claim 20 wherein examining said rule-corrected design comprises applying a set of rules to identify difficult features.
23. The method of claim 20 wherein each model of the set of models is associated with a feature to be corrected.
24. The method of claim 20 wherein at least one of the set of features comprises a segment.
25. The method of claim 20 wherein at least one of the set of features comprises a polygon.
26. A method of preparing a mask, said method comprising:
accepting design data;
processing features in the design data to determine if a ruled-based optical proximity correction system or a model-based optical proximity correction system should be used for particular features, where at least one feature comprises a shape;
selecting a particular model from a set of models for correcting each feature to be corrected with said model-based optical proximity correction system;
selectively correcting each feature to be corrected with either said ruled-based optical proximity correction system or said model-based optical proximity correction system; and
outputting a final corrected design.
27. The method of claim 26 wherein each model of the set of models is associated with a feature to be corrected.
28. The method of claim 26 wherein selected features to be corrected with said model-based optical proximity system are pre-biased before correction with said model-based optical proximity system.
29. The method of claim 26 wherein correcting a selected feature with said model-based optical proximity correction system comprises verifying said design data against specifications.
30. The method of claim 26 wherein at least one of the features comprises a segment.
31. The method of claim 26 wherein at least one of the features comprises a polygon.
32. A method of preparing a mask, said method comprising:
accepting design data;
processing features in the design data to determine if a ruled-based optical proximity correction system, if a model-based optical proximity correction system, if both rule-based and model-based optical proximity correction systems, or if no correction system should be used for particular features, wherein at least one feature comprises a shape;
selectively correcting each feature to be corrected with a respective selected correction system; and
outputting a final corrected design.
33. The method of claim 32 further comprising:
selecting a particular model for use by the model-based optical proximity correction system from a set of models for each feature to be corrected with said model-based optical proximity correction system.
34. The method of claim 32 wherein selected features to be corrected with said model-based optical proximity system are pre-biased before correcting with said model-based optical proximity system.
35. The method of claim 32 wherein selectively correcting a feature with said model-based optical proximity correction system comprises verifying said design data against specifications.
36. The method of claim 32 wherein at least one of the features comprises a segment.
37. The method of claim 32 wherein at least one of the features comprises a polygon.
38. A semiconductor device created from a processed layout generated by:
processing design data with a set of optical proximity correction rules to produce a rule-corrected design;
modeling said rule-corrected design with an optical model selected from a set of optical models; and
adjusting said rule-corrected design to make corrections based on said optical model.
39. A semiconductor device, said semiconductor device created from a processed layout generated by:
processing an initial layout with a set of optical proximity correction rules to produce a rule-corrected layout;
examining said rule-corrected layout to identify a set of features to process with model-based optical proximity correction that uses a model selected from a set of models;
processing said set of features with said model-based optical proximity correction; and
outputting a final corrected layout.
40. A semiconductor device, said semiconductor device created from a processed layout generated by:
processing features in design data to determine if a ruled-based optical proximity correction system or a model-based optical proximity correction system should be used for particular features, wherein at least one feature comprises a shape;
selecting a particular model from a set of models for correcting each feature to be corrected with said model-based optical proximity correction system;
selectively correcting each feature to be corrected with either said ruled-based optical proximity correction system or said model-based optical proximity correction system; and
outputting a final corrected design.
41. A computer readable medium, said computer readable medium containing computer instructions for:
processing design data with a set of optical proximity correction rules to produce a rule-corrected design;
modeling said rule-corrected design with an optical model that is selected from a set of optical models; and
adjusting said rule-corrected design to make corrections based on said optical model.
42. A computer readable medium, said computer readable medium containing computer instructions for:
processing design data with a set of optical proximity correction rules to produce a rule-corrected design;
examining said rule-corrected design to identify a set of features to process with model-based optical proximity correction that uses a model selected from a set of models;
processing said set of features with said model-based optical proximity correction; and
outputting a final corrected design.
43. A computer readable medium, said computer readable medium containing computer instructions for:
processing features in design data to determine if a ruled-based optical proximity correction system or a model-based optical proximity correction system should be used for particular features, wherein at least one feature comprises a shape;
selecting a particular model from a set of models for correcting each feature to be corrected with said model-based optical proximity correction system;
selectively correcting each feature to be corrected with either said ruled-based optical proximity correction system or said model-based optical proximity correction system; and
outputting a final corrected design.
44. A computer data signal embodied in an electromagnetic waveform, said data signal carrying computer instructions for:
processing design data with a set of optical proximity correction rules to produce a rule-corrected design;
modeling said rule-corrected design with an optical model that is selected from a set of optical models; and
adjusting said rule-corrected design to make corrections based on said optical model.
45. A computer data signal embodied in an electromagnetic waveform, said data signal carrying computer instructions for:
processing design data with a set of optical proximity correction rules to produce a rule-corrected design;
examining said rule-corrected design to identify a set of features to process with model-based optical proximity correction that uses an optical model selected from a set of optical models;
processing said set of features with said model-based optical proximity correction; and
outputting a final corrected design.
46. A computer data signal embodied in an electromagnetic waveform, said data signal carrying computer instructions for:
processing features in design data to determine if a ruled-based optical proximity correction system or a model-based optical proximity correction system should be used for particular features, wherein at least one feature comprises a shape;
selecting a particular model from a set of models for correcting each feature to be corrected with said model-based optical proximity correction system;
selectively correcting each feature be corrected with either said rule-based optical proximity correction system or said model-based optical proximity correction system; and
outputting a final corrected design.
47. A computer apparatus, said computer apparatus comprising;
a processor for processing computer instructions contained in a memory; and
said memory, said memory containing a set of computer instructions for
processing design data with a set of optical proximity correction rules to produce a rule-corrected design;
modeling said rule-corrected design with an optical model selected from a set of models; and
adjusting said rule-corrected design to make corrections based on said optical model.
48. A computer apparatus, said computer apparatus comprising;
a processor for processing computer instructions contained in a memory; and
said memory, said memory containing a set of computer instructions for
processing design data with a set of optical proximity correction rules to produce a rule-corrected design;
examining said rule-corrected design to identify a set of features to process with model-based optical proximity correction that uses a model selected from a set of models;
processing said set of features with said model-based optical proximity correction, and
outputting a final corrected design.
49. A computer apparatus, said computer apparatus comprising:
a processor for processing computer instructions contained in a memory; and
said memory, said memory containing a set of computer instructions for
processing features in design data to determine if a rule-based optical proximity correction system or a model-based optical proximity correction system should be used for particular features, wherein at least one feature comprises a shape;
selecting a particular model from a set of models for correcting each feature to be corrected with said model-based optical proximity correction system;
selectively correcting each feature to be corrected with either said rule-based optical proximity correction system or said model-based optical proximity correction system; and
outputting a final corrected design.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/863,927 US20040221254A1 (en) | 1999-04-30 | 2004-06-08 | Mixed mode optical proximity correction |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/302,700 US6467076B1 (en) | 1999-04-30 | 1999-04-30 | Method and apparatus for submicron IC design |
US10/202,039 US7024655B2 (en) | 1999-04-30 | 2002-07-23 | Mixed-mode optical proximity correction |
US10/863,927 US20040221254A1 (en) | 1999-04-30 | 2004-06-08 | Mixed mode optical proximity correction |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/202,039 Continuation US7024655B2 (en) | 1999-04-30 | 2002-07-23 | Mixed-mode optical proximity correction |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040221254A1 true US20040221254A1 (en) | 2004-11-04 |
Family
ID=23168855
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/302,700 Expired - Lifetime US6467076B1 (en) | 1999-04-30 | 1999-04-30 | Method and apparatus for submicron IC design |
US10/202,039 Expired - Lifetime US7024655B2 (en) | 1999-04-30 | 2002-07-23 | Mixed-mode optical proximity correction |
US10/863,927 Abandoned US20040221254A1 (en) | 1999-04-30 | 2004-06-08 | Mixed mode optical proximity correction |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/302,700 Expired - Lifetime US6467076B1 (en) | 1999-04-30 | 1999-04-30 | Method and apparatus for submicron IC design |
US10/202,039 Expired - Lifetime US7024655B2 (en) | 1999-04-30 | 2002-07-23 | Mixed-mode optical proximity correction |
Country Status (4)
Country | Link |
---|---|
US (3) | US6467076B1 (en) |
EP (2) | EP1594008A3 (en) |
AU (1) | AU3881400A (en) |
WO (1) | WO2000067075A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060191991A1 (en) * | 2005-02-02 | 2006-08-31 | Randy Huang | Tag writing and reading method for semiconductor product |
US20060248498A1 (en) * | 2005-05-02 | 2006-11-02 | Invarium, Inc. | Apparatus and method for photomask design |
US20070162887A1 (en) * | 2005-10-28 | 2007-07-12 | Sung-Soo Suh | Method of fabricating photo mask |
US20080082953A1 (en) * | 2006-10-02 | 2008-04-03 | Samsung Electronics Co., Ltd. | Mask for forming fine pattern and method of forming the same |
US7360199B2 (en) | 2006-05-26 | 2008-04-15 | International Business Machines Corporation | Iterative method for refining integrated circuit layout using compass optical proximity correction (OPC) |
US20080127027A1 (en) * | 2006-11-02 | 2008-05-29 | International Business Machines Corporation | Printability verification by progressive modeling accuracy |
US20080178140A1 (en) * | 2007-01-18 | 2008-07-24 | United Microelectronics Corp. | Method for correcting photomask pattern |
US20080282211A1 (en) * | 2007-05-11 | 2008-11-13 | International Business Machines Corporation | Methodology to improve turnaround for integrated circuit design |
CN102737959A (en) * | 2011-04-05 | 2012-10-17 | 南亚科技股份有限公司 | Model of defining a photoresist pattern collapse rule, and photomask layout, semiconductor substrate and method for improving photoresist pattern collapse |
Families Citing this family (94)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6370679B1 (en) | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
US7093229B2 (en) | 1997-09-17 | 2006-08-15 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
US6453452B1 (en) | 1997-12-12 | 2002-09-17 | Numerical Technologies, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
US6578188B1 (en) | 1997-09-17 | 2003-06-10 | Numerical Technologies, Inc. | Method and apparatus for a network-based mask defect printability analysis system |
US6470489B1 (en) | 1997-09-17 | 2002-10-22 | Numerical Technologies, Inc. | Design rule checking system and method |
US7107571B2 (en) | 1997-09-17 | 2006-09-12 | Synopsys, Inc. | Visual analysis and verification system using advanced tools |
US6757645B2 (en) | 1997-09-17 | 2004-06-29 | Numerical Technologies, Inc. | Visual inspection and verification system |
US7617474B2 (en) | 1997-09-17 | 2009-11-10 | Synopsys, Inc. | System and method for providing defect printability analysis of photolithographic masks with job-based automation |
US6467076B1 (en) * | 1999-04-30 | 2002-10-15 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design |
US6301697B1 (en) * | 1999-04-30 | 2001-10-09 | Nicolas B. Cobb | Streamlined IC mask layout optical and process correction through correction reuse |
US6584609B1 (en) * | 2000-02-28 | 2003-06-24 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US7412676B2 (en) * | 2000-06-13 | 2008-08-12 | Nicolas B Cobb | Integrated OPC verification tool |
US6425113B1 (en) * | 2000-06-13 | 2002-07-23 | Leigh C. Anderson | Integrated verification and manufacturability tool |
US6978436B2 (en) * | 2000-07-05 | 2005-12-20 | Synopsys, Inc. | Design data format and hierarchy management for phase processing |
US7028285B2 (en) * | 2000-07-05 | 2006-04-11 | Synopsys, Inc. | Standard cell design incorporating phase information |
US6430737B1 (en) | 2000-07-10 | 2002-08-06 | Mentor Graphics Corp. | Convergence technique for model-based optical and process correction |
US6539521B1 (en) | 2000-09-29 | 2003-03-25 | Numerical Technologies, Inc. | Dissection of corners in a fabrication layout for correcting proximity effects |
US6625801B1 (en) | 2000-09-29 | 2003-09-23 | Numerical Technologies, Inc. | Dissection of printed edges from a fabrication layout for correcting proximity effects |
US6792590B1 (en) | 2000-09-29 | 2004-09-14 | Numerical Technologies, Inc. | Dissection of edges with projection points in a fabrication layout for correcting proximity effects |
US6453457B1 (en) | 2000-09-29 | 2002-09-17 | Numerical Technologies, Inc. | Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout |
US6665856B1 (en) | 2000-12-01 | 2003-12-16 | Numerical Technologies, Inc. | Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects |
US6925202B2 (en) | 2001-03-20 | 2005-08-02 | Synopsys, Inc. | System and method of providing mask quality control |
US6873720B2 (en) | 2001-03-20 | 2005-03-29 | Synopsys, Inc. | System and method of providing mask defect printability analysis |
US6553562B2 (en) * | 2001-05-04 | 2003-04-22 | Asml Masktools B.V. | Method and apparatus for generating masks utilized in conjunction with dipole illumination techniques |
US6574784B1 (en) * | 2001-06-14 | 2003-06-03 | George P. Lippincott | Short edge management in rule based OPC |
US6560766B2 (en) | 2001-07-26 | 2003-05-06 | Numerical Technologies, Inc. | Method and apparatus for analyzing a layout using an instance-based representation |
US7014955B2 (en) | 2001-08-28 | 2006-03-21 | Synopsys, Inc. | System and method for indentifying dummy features on a mask layer |
US6670082B2 (en) | 2001-10-09 | 2003-12-30 | Numerical Technologies, Inc. | System and method for correcting 3D effects in an alternating phase-shifting mask |
US6880135B2 (en) | 2001-11-07 | 2005-04-12 | Synopsys, Inc. | Method of incorporating lens aberration information into various process flows |
US6981240B2 (en) * | 2001-11-15 | 2005-12-27 | Synopsys, Inc. | Cutting patterns for full phase shifting masks |
US6763514B2 (en) * | 2001-12-12 | 2004-07-13 | Numerical Technologies, Inc. | Method and apparatus for controlling rippling during optical proximity correction |
US7085698B2 (en) * | 2001-12-18 | 2006-08-01 | Synopsys, Inc. | Method for providing flexible and dynamic reporting capability using simulation tools |
US7013439B2 (en) * | 2002-01-31 | 2006-03-14 | Juan Andres Torres Robles | Contrast based resolution enhancing technology |
US7293249B2 (en) * | 2002-01-31 | 2007-11-06 | Juan Andres Torres Robles | Contrast based resolution enhancement for photolithographic processing |
US6944844B2 (en) | 2002-04-03 | 2005-09-13 | Synopsys, Inc. | System and method to determine impact of line end shortening |
US6973633B2 (en) * | 2002-07-24 | 2005-12-06 | George Lippincott | Caching of lithography and etch simulation results |
US6857109B2 (en) * | 2002-10-18 | 2005-02-15 | George P. Lippincott | Short edge smoothing for enhanced scatter bar placement |
US6854104B2 (en) * | 2002-11-27 | 2005-02-08 | Lsi Logic Corporation | First approximation for OPC significant speed-up |
US7093228B2 (en) | 2002-12-20 | 2006-08-15 | Lsi Logic Corporation | Method and system for classifying an integrated circuit for optical proximity correction |
US6928634B2 (en) * | 2003-01-02 | 2005-08-09 | Yuri Granik | Matrix optical process correction |
US7069535B2 (en) * | 2003-06-03 | 2006-06-27 | Lsi Logic Corporation | Optical proximity correction method using weighted priorities |
JP4177722B2 (en) * | 2003-07-02 | 2008-11-05 | 株式会社東芝 | Pattern correction method, pattern correction system, mask manufacturing method, semiconductor device manufacturing method, and pattern correction program |
US7451068B2 (en) * | 2003-10-10 | 2008-11-11 | Synopsys, Inc. | Method and apparatus for generating an OPC segmentation based on modeled intensity gradients |
US7073162B2 (en) * | 2003-10-31 | 2006-07-04 | Mentor Graphics Corporation | Site control for OPC |
US7539954B2 (en) * | 2004-02-24 | 2009-05-26 | Konstantinos Adam | OPC simulation model using SOCS decomposition of edge fragments |
US7536660B2 (en) * | 2004-02-24 | 2009-05-19 | Konstantinos Adam | OPC simulation model using SOCS decomposition of edge fragments |
US7234130B2 (en) | 2004-02-25 | 2007-06-19 | James Word | Long range corrections in integrated circuit layout designs |
US7861207B2 (en) | 2004-02-25 | 2010-12-28 | Mentor Graphics Corporation | Fragmentation point and simulation site adjustment for resolution enhancement techniques |
US7448012B1 (en) | 2004-04-21 | 2008-11-04 | Qi-De Qian | Methods and system for improving integrated circuit layout |
JP2007536581A (en) | 2004-05-07 | 2007-12-13 | メンター・グラフィクス・コーポレーション | Integrated circuit layout design method using process variation band |
US7015148B1 (en) | 2004-05-25 | 2006-03-21 | Advanced Micro Devices, Inc. | Reduce line end pull back by exposing and etching space after mask one trim and etch |
US7071085B1 (en) | 2004-05-25 | 2006-07-04 | Advanced Micro Devices, Inc. | Predefined critical spaces in IC patterning to reduce line end pull back |
US7240305B2 (en) * | 2004-06-02 | 2007-07-03 | Lippincott George P | OPC conflict identification and edge priority system |
US7529421B2 (en) * | 2004-07-01 | 2009-05-05 | Applied Materials, Inc. | Optical proximity correction in raster scan printing based on corner matching templates |
US7407252B2 (en) * | 2004-07-01 | 2008-08-05 | Applied Materials, Inc. | Area based optical proximity correction in raster scan printing |
US7228522B2 (en) * | 2004-09-29 | 2007-06-05 | Synopsys, Inc. | Edge-based proximity correction |
US7234129B2 (en) * | 2004-09-29 | 2007-06-19 | Synopsys, Inc. | Calculating etch proximity-correction using object-precision techniques |
US7669158B2 (en) * | 2004-09-30 | 2010-02-23 | Cadence Design Systems, Inc. | Method and system for semiconductor design hierarchy analysis and transformation |
US7337421B2 (en) * | 2004-09-30 | 2008-02-26 | Cadence Design Systems, Inc. | Method and system for managing design corrections for optical and process effects based on feature tolerances |
US7908572B2 (en) * | 2004-10-15 | 2011-03-15 | Takumi Technology Corporation | Creating and applying variable bias rules in rule-based optical proximity correction for reduced complexity |
US7475382B2 (en) * | 2005-02-24 | 2009-01-06 | Synopsys, Inc. | Method and apparatus for determining an improved assist feature configuration in a mask layout |
US7459248B2 (en) * | 2005-02-24 | 2008-12-02 | James Word | Performing OPC on structures with virtual edges |
US8037429B2 (en) * | 2005-03-02 | 2011-10-11 | Mentor Graphics Corporation | Model-based SRAF insertion |
US7493587B2 (en) * | 2005-03-02 | 2009-02-17 | James Word | Chromeless phase shifting mask for integrated circuits using interior region |
US20060277519A1 (en) * | 2005-06-06 | 2006-12-07 | Stephane Dufrenne | System and method for optical proximity correction |
JP4828870B2 (en) * | 2005-06-09 | 2011-11-30 | 株式会社東芝 | Method and program for creating evaluation pattern |
US7434199B2 (en) * | 2005-09-27 | 2008-10-07 | Nicolas Bailey Cobb | Dense OPC |
US20070074142A1 (en) * | 2005-09-27 | 2007-03-29 | Applied Materials, Inc. | Integrated circuit layout methods |
KR100655428B1 (en) * | 2005-10-24 | 2006-12-08 | 삼성전자주식회사 | Optical proximity correction system and method thereof |
US7698676B1 (en) * | 2005-11-10 | 2010-04-13 | Qi-De Qian | Method and system for improving manufacturability of integrated devices |
WO2007120304A2 (en) * | 2005-12-02 | 2007-10-25 | Gauda, Inc. | Optical proximity correction on hardware or software platforms with graphical processing units |
US7546574B2 (en) * | 2005-12-02 | 2009-06-09 | Gauda, Inc. | Optical proximity correction on hardware or software platforms with graphical processing units |
US7503028B2 (en) * | 2006-01-10 | 2009-03-10 | International Business Machines Corporation | Multilayer OPC for design aware manufacturing |
US7506285B2 (en) | 2006-02-17 | 2009-03-17 | Mohamed Al-Imam | Multi-dimensional analysis for predicting RET model accuracy |
US7712068B2 (en) | 2006-02-17 | 2010-05-04 | Zhuoxiang Ren | Computation of electrical properties of an IC layout |
JP4819540B2 (en) * | 2006-03-20 | 2011-11-24 | 富士通セミコンダクター株式会社 | Circuit pattern data correction method and semiconductor device manufacturing method |
US8056022B2 (en) | 2006-11-09 | 2011-11-08 | Mentor Graphics Corporation | Analysis optimizer |
US7966585B2 (en) | 2006-12-13 | 2011-06-21 | Mentor Graphics Corporation | Selective shielding for multiple exposure masks |
US7802226B2 (en) * | 2007-01-08 | 2010-09-21 | Mentor Graphics Corporation | Data preparation for multiple mask printing |
US7739650B2 (en) * | 2007-02-09 | 2010-06-15 | Juan Andres Torres Robles | Pre-bias optical proximity correction |
US7799487B2 (en) * | 2007-02-09 | 2010-09-21 | Ayman Yehia Hamouda | Dual metric OPC |
US7571421B2 (en) * | 2007-04-23 | 2009-08-04 | Taiwan Semiconductor Manufacturing Company | System, method, and computer-readable medium for performing data preparation for a mask design |
US8713483B2 (en) | 2007-06-05 | 2014-04-29 | Mentor Graphics Corporation | IC layout parsing for multiple masks |
US7805699B2 (en) * | 2007-10-11 | 2010-09-28 | Mentor Graphics Corporation | Shape-based photolithographic model calibration |
KR100919997B1 (en) | 2007-12-26 | 2009-10-05 | 주식회사 동부하이텍 | Method for opc modeling of semiconductor device |
US8191017B2 (en) * | 2008-01-14 | 2012-05-29 | Mentor Graphics Corp. | Site selective optical proximity correction |
EP2133746A3 (en) * | 2008-06-10 | 2013-06-12 | Applied Materials Israel Ltd. | Method and system for evaluating an object that has a repetitive pattern |
US8176446B2 (en) | 2008-09-11 | 2012-05-08 | International Business Machines Corporation | Method for compensating for variations in structures of an integrated circuit |
KR101113326B1 (en) * | 2009-07-01 | 2012-03-13 | 주식회사 하이닉스반도체 | Method of fabricating assist feature in photomask |
US9507250B2 (en) * | 2009-12-17 | 2016-11-29 | International Business Machines Corporation | Optical proximity correction for improved electrical characteristics |
JP2012114157A (en) * | 2010-11-22 | 2012-06-14 | Toshiba Corp | Drop recipe preparation method and database generating method |
US8751980B2 (en) | 2012-10-30 | 2014-06-10 | International Business Machines Corporation | Automatic wafer data sample planning and review |
CN103941550B (en) * | 2014-03-24 | 2015-11-25 | 上海华力微电子有限公司 | A kind of intelligent selection target size method of adjustment |
US20170053058A1 (en) * | 2015-08-21 | 2017-02-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Model-based rule table generation |
Citations (76)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4231811A (en) * | 1979-09-13 | 1980-11-04 | Intel Corporation | Variable thickness self-aligned photoresist process |
US4426584A (en) * | 1980-07-10 | 1984-01-17 | International Business Machines Corporation | Method of compensating the proximity effect in electron beam projection systems |
US4456371A (en) * | 1982-06-30 | 1984-06-26 | International Business Machines Corporation | Optical projection printing threshold leveling arrangement |
US4762396A (en) * | 1985-11-21 | 1988-08-09 | Dumant Jean M | Masking method |
US4812962A (en) * | 1987-04-09 | 1989-03-14 | Harris Corp. | Area feature sorting mechanism for neighborhood-based proximity correction in lithography processing of integrated circuit patterns |
US4895780A (en) * | 1987-05-13 | 1990-01-23 | General Electric Company | Adjustable windage method and mask for correction of proximity effect in submicron photolithography |
US4902899A (en) * | 1987-06-01 | 1990-02-20 | International Business Machines Corporation | Lithographic process having improved image quality |
US5051598A (en) * | 1990-09-12 | 1991-09-24 | International Business Machines Corporation | Method for correcting proximity effects in electron beam lithography |
US5164908A (en) * | 1989-02-21 | 1992-11-17 | Nec Corporation | CAD system for generating a schematic diagram of identifier sets connected by signal bundle names |
US5182718A (en) * | 1989-04-04 | 1993-01-26 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for writing a pattern on a semiconductor sample based on a resist pattern corrected for proximity effects resulting from direct exposure of the sample by a charged-particle beam or light |
US5208124A (en) * | 1991-03-19 | 1993-05-04 | Hewlett-Packard Company | Method of making a mask for proximity effect correction in projection lithography |
US5241185A (en) * | 1991-01-24 | 1993-08-31 | International Business Machines Corporation | Proximity correction method for e-beam lithography |
US5242770A (en) * | 1992-01-16 | 1993-09-07 | Microunity Systems Engineering, Inc. | Mask for photolithography |
US5256505A (en) * | 1992-08-21 | 1993-10-26 | Microunity Systems Engineering | Lithographical mask for controlling the dimensions of resist patterns |
US5267175A (en) * | 1986-09-12 | 1993-11-30 | Digital Equipment Corporation | Data base access mechanism for rules utilized by a synthesis procedure for logic circuit design |
US5340700A (en) * | 1992-04-06 | 1994-08-23 | Microunity Systems Engineering, Inc. | Method for improved lithographic patterning in a semiconductor fabrication process |
US5447810A (en) * | 1994-02-09 | 1995-09-05 | Microunity Systems Engineering, Inc. | Masks for improved lithographic patterning for off-axis illumination lithography |
US5481473A (en) * | 1993-02-19 | 1996-01-02 | International Business Machines Corporation | System and method for building interconnections in a hierarchical circuit design |
US5498579A (en) * | 1993-12-10 | 1996-03-12 | Intel Corporation | Method of producing semiconductor device layer layout |
US5502654A (en) * | 1993-10-29 | 1996-03-26 | Nec Corporation | Method for analyzing light intensity distribution in projection systems |
US5553273A (en) * | 1995-04-17 | 1996-09-03 | International Business Machines Corporation | Vertex minimization in a smart optical proximity correction system |
US5631110A (en) * | 1994-07-05 | 1997-05-20 | Nec Corporation | Process of fabricating photo-mask used for modified illumination, projection aligner using the photo-mask and method of transferring pattern image from the photo-mask to photo-sensitive layer |
US5636002A (en) * | 1994-04-29 | 1997-06-03 | Lucent Technologies Inc. | Auxiliary mask features for enhancing the resolution of photolithography |
US5655110A (en) * | 1995-02-13 | 1997-08-05 | Advanced Micro Devices, Inc. | Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafers |
US5657235A (en) * | 1995-05-03 | 1997-08-12 | International Business Machines Corporation | Continuous scale optical proximity correction by mask maker dose modulation |
US5663017A (en) * | 1995-06-07 | 1997-09-02 | Lsi Logic Corporation | Optical corrective techniques with reticle formation and reticle stitching to provide design flexibility |
US5663893A (en) * | 1995-05-03 | 1997-09-02 | Microunity Systems Engineering, Inc. | Method for generating proximity correction features for a lithographic mask pattern |
US5682323A (en) * | 1995-03-06 | 1997-10-28 | Lsi Logic Corporation | System and method for performing optical proximity correction on macrocell libraries |
US5705301A (en) * | 1996-02-27 | 1998-01-06 | Lsi Logic Corporation | Performing optical proximity correction with the aid of design rule checkers |
US5707765A (en) * | 1996-05-28 | 1998-01-13 | Microunity Systems Engineering, Inc. | Photolithography mask using serifs and method thereof |
US5723233A (en) * | 1996-02-27 | 1998-03-03 | Lsi Logic Corporation | Optical proximity correction method and apparatus |
US5740068A (en) * | 1996-05-30 | 1998-04-14 | International Business Machines Corporation | Fidelity enhancement of lithographic and reactive-ion-etched images by optical proximity correction |
US5766806A (en) * | 1994-07-18 | 1998-06-16 | Advanced Micro Devices, Inc. | Method of optical lithography using phase shift masking |
US5815685A (en) * | 1994-09-16 | 1998-09-29 | Mitsubishi Denki Kabushiki Kaisha | Apparatus and method for correcting light proximity effects by predicting mask performance |
US5821014A (en) * | 1997-02-28 | 1998-10-13 | Microunity Systems Engineering, Inc. | Optical proximity correction method for intermediate-pitch features using sub-resolution scattering bars on a mask |
US5825647A (en) * | 1995-03-13 | 1998-10-20 | Sony Corporation | Correction method and correction apparatus of mask pattern |
US5827623A (en) * | 1995-10-31 | 1998-10-27 | Nec Corporation | Optical proximity correction halftone type phase shift photomask |
US5847959A (en) * | 1997-01-28 | 1998-12-08 | Etec Systems, Inc. | Method and apparatus for run-time correction of proximity effects in pattern generation |
US5862058A (en) * | 1996-05-16 | 1999-01-19 | International Business Machines Corporation | Optical proximity correction method and system |
US5863682A (en) * | 1996-02-23 | 1999-01-26 | Kabushiki Kaisha Toshiba | Charged particle beam writing method for determining optimal exposure dose prior to pattern drawing |
US5879844A (en) * | 1995-12-22 | 1999-03-09 | Kabushiki Kaisha Toshiba | Optical proximity correction method |
US5885734A (en) * | 1996-08-15 | 1999-03-23 | Micron Technology, Inc. | Process for modifying a hierarchical mask layout |
US5900340A (en) * | 1997-03-03 | 1999-05-04 | Motorola, Inc. | One dimensional lithographic proximity correction using DRC shape functions |
US5920487A (en) * | 1997-03-03 | 1999-07-06 | Motorola Inc. | Two dimensional lithographic proximity correction using DRC shape functions |
US5958635A (en) * | 1997-10-20 | 1999-09-28 | Motorola, Inc. | Lithographic proximity correction through subset feature modification |
US5972541A (en) * | 1996-02-27 | 1999-10-26 | Lsi Logic Corporation | Reticle and method of design to correct pattern for depth of focus problems |
US5991006A (en) * | 1996-10-29 | 1999-11-23 | Sony Corporation | Method and apparatus for correcting exposure patterns, and exposure mask, method of exposing and semiconductor device |
US5994002A (en) * | 1996-09-06 | 1999-11-30 | Matsushita Electric Industrial Co., Ltd. | Photo mask and pattern forming method |
US6007310A (en) * | 1993-11-23 | 1999-12-28 | Sarcos, Lc | Volumetric pump with sterility seal |
US6014456A (en) * | 1995-07-17 | 2000-01-11 | Sony Corporation | Method of correcting mask pattern and mask, method of exposure, apparatus thereof, and photomask and semiconductor device using the same |
US6016357A (en) * | 1997-06-16 | 2000-01-18 | International Business Machines Corporation | Feedback method to repair phase shift masks |
US6049660A (en) * | 1996-12-27 | 2000-04-11 | Hyundai Electronics Industries Co., Ltd. | Simulation method in lithographic process |
US6078738A (en) * | 1997-05-08 | 2000-06-20 | Lsi Logic Corporation | Comparing aerial image to SEM of photoresist or substrate pattern for masking process characterization |
US6081658A (en) * | 1997-12-31 | 2000-06-27 | Avant! Corporation | Proximity correction system for wafer lithography |
US6114071A (en) * | 1997-11-24 | 2000-09-05 | Asml Masktools Netherlands B.V. | Method of fine feature edge tuning with optically-halftoned mask |
US6120952A (en) * | 1998-10-01 | 2000-09-19 | Micron Technology, Inc. | Methods of reducing proximity effects in lithographic processes |
US6128067A (en) * | 1998-04-28 | 2000-10-03 | Kabushiki Kaisha Toshiba | Correcting method and correcting system for mask pattern |
US6168891B1 (en) * | 1998-11-30 | 2001-01-02 | Matsushita Electric Industrial Co., Ltd. | Method for correcting mask pattern for use in manufacturing of semiconductor integrated circuit |
US6185727B1 (en) * | 1995-12-12 | 2001-02-06 | International Business Machines Corporation | Design verification for asymmetric phase shift mask layouts |
US6189136B1 (en) * | 1998-07-20 | 2001-02-13 | Philips Electronics, North America Corp. | Design level optical proximity correction methods |
US6187483B1 (en) * | 1999-05-28 | 2001-02-13 | Advanced Micro Devices, Inc. | Mask quality measurements by fourier space analysis |
US6243855B1 (en) * | 1997-09-30 | 2001-06-05 | Kabushiki Kaisha Toshiba | Mask data design method |
US6249904B1 (en) * | 1999-04-30 | 2001-06-19 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design using edge fragment tagging to correct edge placement distortion |
US6263299B1 (en) * | 1999-01-19 | 2001-07-17 | Lsi Logic Corporation | Geometric aerial image simulation |
US6269472B1 (en) * | 1996-02-27 | 2001-07-31 | Lsi Logic Corporation | Optical proximity correction method and apparatus |
US6282696B1 (en) * | 1997-08-15 | 2001-08-28 | Lsi Logic Corporation | Performing optical proximity correction with the aid of design rule checkers |
US6298473B1 (en) * | 1998-06-29 | 2001-10-02 | Mitsubishi Denki Kabushiki Kaisha | Apparatus and method for inhibiting pattern distortions to correct pattern data in a semiconductor device |
US6301697B1 (en) * | 1999-04-30 | 2001-10-09 | Nicolas B. Cobb | Streamlined IC mask layout optical and process correction through correction reuse |
US6317859B1 (en) * | 1999-06-09 | 2001-11-13 | International Business Machines Corporation | Method and system for determining critical area for circuit layouts |
US6370679B1 (en) * | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
US6453457B1 (en) * | 2000-09-29 | 2002-09-17 | Numerical Technologies, Inc. | Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout |
US6453452B1 (en) * | 1997-12-12 | 2002-09-17 | Numerical Technologies, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
US6467076B1 (en) * | 1999-04-30 | 2002-10-15 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design |
US6499003B2 (en) * | 1998-03-03 | 2002-12-24 | Lsi Logic Corporation | Method and apparatus for application of proximity correction with unitary segmentation |
US20030097647A1 (en) * | 2000-02-28 | 2003-05-22 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US6665845B1 (en) * | 2000-02-25 | 2003-12-16 | Sun Microsystems, Inc. | System and method for topology based noise estimation of submicron integrated circuit designs |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2830330B2 (en) | 1989-04-04 | 1998-12-02 | 松下電器産業株式会社 | Proximity effect correction method |
JP2881892B2 (en) | 1990-01-16 | 1999-04-12 | 富士通株式会社 | Projection exposure mask |
JP3273456B2 (en) | 1995-02-24 | 2002-04-08 | アルプス電気株式会社 | Motor driven slide type variable resistor |
JP3518275B2 (en) | 1996-09-06 | 2004-04-12 | 松下電器産業株式会社 | Photomask and pattern forming method |
JPH10282635A (en) | 1997-04-09 | 1998-10-23 | Sony Corp | Method for correcting pattern data, electron beam writing method, photomask and its manufacture, exposure method, semiconductor device and its production and pattern data correcting device |
JP3101594B2 (en) | 1997-11-06 | 2000-10-23 | キヤノン株式会社 | Exposure method and exposure apparatus |
US6312854B1 (en) | 1998-03-17 | 2001-11-06 | Asml Masktools Netherlands B.V. | Method of patterning sub-0.25 lambda line features with high transmission, “attenuated” phase shift masks |
JP3241010B2 (en) | 1998-11-18 | 2001-12-25 | 日本電気株式会社 | Optical proximity correction method for semiconductor manufacturing process |
US6374396B1 (en) * | 1998-12-04 | 2002-04-16 | Micron Technology, Inc. | Correction of field effects in photolithography |
-
1999
- 1999-04-30 US US09/302,700 patent/US6467076B1/en not_active Expired - Lifetime
-
2000
- 2000-03-14 EP EP05014190A patent/EP1594008A3/en not_active Withdrawn
- 2000-03-14 EP EP00917913.6A patent/EP1175642B1/en not_active Expired - Lifetime
- 2000-03-14 WO PCT/US2000/006600 patent/WO2000067075A1/en active Application Filing
- 2000-03-14 AU AU38814/00A patent/AU3881400A/en not_active Abandoned
-
2002
- 2002-07-23 US US10/202,039 patent/US7024655B2/en not_active Expired - Lifetime
-
2004
- 2004-06-08 US US10/863,927 patent/US20040221254A1/en not_active Abandoned
Patent Citations (84)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4231811A (en) * | 1979-09-13 | 1980-11-04 | Intel Corporation | Variable thickness self-aligned photoresist process |
US4426584A (en) * | 1980-07-10 | 1984-01-17 | International Business Machines Corporation | Method of compensating the proximity effect in electron beam projection systems |
US4456371A (en) * | 1982-06-30 | 1984-06-26 | International Business Machines Corporation | Optical projection printing threshold leveling arrangement |
US4762396A (en) * | 1985-11-21 | 1988-08-09 | Dumant Jean M | Masking method |
US5267175A (en) * | 1986-09-12 | 1993-11-30 | Digital Equipment Corporation | Data base access mechanism for rules utilized by a synthesis procedure for logic circuit design |
US4812962A (en) * | 1987-04-09 | 1989-03-14 | Harris Corp. | Area feature sorting mechanism for neighborhood-based proximity correction in lithography processing of integrated circuit patterns |
US4895780A (en) * | 1987-05-13 | 1990-01-23 | General Electric Company | Adjustable windage method and mask for correction of proximity effect in submicron photolithography |
US4902899A (en) * | 1987-06-01 | 1990-02-20 | International Business Machines Corporation | Lithographic process having improved image quality |
US5164908A (en) * | 1989-02-21 | 1992-11-17 | Nec Corporation | CAD system for generating a schematic diagram of identifier sets connected by signal bundle names |
US5182718A (en) * | 1989-04-04 | 1993-01-26 | Matsushita Electric Industrial Co., Ltd. | Method and apparatus for writing a pattern on a semiconductor sample based on a resist pattern corrected for proximity effects resulting from direct exposure of the sample by a charged-particle beam or light |
US5051598A (en) * | 1990-09-12 | 1991-09-24 | International Business Machines Corporation | Method for correcting proximity effects in electron beam lithography |
US5241185A (en) * | 1991-01-24 | 1993-08-31 | International Business Machines Corporation | Proximity correction method for e-beam lithography |
US5208124A (en) * | 1991-03-19 | 1993-05-04 | Hewlett-Packard Company | Method of making a mask for proximity effect correction in projection lithography |
US5242770A (en) * | 1992-01-16 | 1993-09-07 | Microunity Systems Engineering, Inc. | Mask for photolithography |
US5340700A (en) * | 1992-04-06 | 1994-08-23 | Microunity Systems Engineering, Inc. | Method for improved lithographic patterning in a semiconductor fabrication process |
US5256505A (en) * | 1992-08-21 | 1993-10-26 | Microunity Systems Engineering | Lithographical mask for controlling the dimensions of resist patterns |
US5481473A (en) * | 1993-02-19 | 1996-01-02 | International Business Machines Corporation | System and method for building interconnections in a hierarchical circuit design |
US5502654A (en) * | 1993-10-29 | 1996-03-26 | Nec Corporation | Method for analyzing light intensity distribution in projection systems |
US6007310A (en) * | 1993-11-23 | 1999-12-28 | Sarcos, Lc | Volumetric pump with sterility seal |
US5498579A (en) * | 1993-12-10 | 1996-03-12 | Intel Corporation | Method of producing semiconductor device layer layout |
US5447810A (en) * | 1994-02-09 | 1995-09-05 | Microunity Systems Engineering, Inc. | Masks for improved lithographic patterning for off-axis illumination lithography |
US5636002A (en) * | 1994-04-29 | 1997-06-03 | Lucent Technologies Inc. | Auxiliary mask features for enhancing the resolution of photolithography |
US5631110A (en) * | 1994-07-05 | 1997-05-20 | Nec Corporation | Process of fabricating photo-mask used for modified illumination, projection aligner using the photo-mask and method of transferring pattern image from the photo-mask to photo-sensitive layer |
US5766806A (en) * | 1994-07-18 | 1998-06-16 | Advanced Micro Devices, Inc. | Method of optical lithography using phase shift masking |
US5815685A (en) * | 1994-09-16 | 1998-09-29 | Mitsubishi Denki Kabushiki Kaisha | Apparatus and method for correcting light proximity effects by predicting mask performance |
US5655110A (en) * | 1995-02-13 | 1997-08-05 | Advanced Micro Devices, Inc. | Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafers |
US5682323A (en) * | 1995-03-06 | 1997-10-28 | Lsi Logic Corporation | System and method for performing optical proximity correction on macrocell libraries |
US6425117B1 (en) * | 1995-03-06 | 2002-07-23 | Lsi Logic Corporation | System and method for performing optical proximity correction on the interface between optical proximity corrected cells |
US5825647A (en) * | 1995-03-13 | 1998-10-20 | Sony Corporation | Correction method and correction apparatus of mask pattern |
US5553273A (en) * | 1995-04-17 | 1996-09-03 | International Business Machines Corporation | Vertex minimization in a smart optical proximity correction system |
US5553274A (en) * | 1995-04-17 | 1996-09-03 | International Business Machines Corporation | Vertex minimization in a smart optical proximity correction system |
US5657235A (en) * | 1995-05-03 | 1997-08-12 | International Business Machines Corporation | Continuous scale optical proximity correction by mask maker dose modulation |
US5663893A (en) * | 1995-05-03 | 1997-09-02 | Microunity Systems Engineering, Inc. | Method for generating proximity correction features for a lithographic mask pattern |
US5663017A (en) * | 1995-06-07 | 1997-09-02 | Lsi Logic Corporation | Optical corrective techniques with reticle formation and reticle stitching to provide design flexibility |
US6154563A (en) * | 1995-07-17 | 2000-11-28 | Sony Corporation | Method of correcting mask pattern and mask, method of exposure, apparatus thereof, and photomask and semiconductor device using the same |
US6014456A (en) * | 1995-07-17 | 2000-01-11 | Sony Corporation | Method of correcting mask pattern and mask, method of exposure, apparatus thereof, and photomask and semiconductor device using the same |
US6249597B1 (en) * | 1995-07-17 | 2001-06-19 | Sony Corporation | Method of correcting mask pattern and mask, method of exposure, apparatus thereof, and photomask and semiconductor device using the same |
US5827623A (en) * | 1995-10-31 | 1998-10-27 | Nec Corporation | Optical proximity correction halftone type phase shift photomask |
US6185727B1 (en) * | 1995-12-12 | 2001-02-06 | International Business Machines Corporation | Design verification for asymmetric phase shift mask layouts |
US6077310A (en) * | 1995-12-22 | 2000-06-20 | Kabushiki Kaisha Toshiba | Optical proximity correction system |
US5879844A (en) * | 1995-12-22 | 1999-03-09 | Kabushiki Kaisha Toshiba | Optical proximity correction method |
US5863682A (en) * | 1996-02-23 | 1999-01-26 | Kabushiki Kaisha Toshiba | Charged particle beam writing method for determining optimal exposure dose prior to pattern drawing |
US5900338A (en) * | 1996-02-27 | 1999-05-04 | Lsi Logic Corporation | Performing optical proximity correction with the aid of design rule checkers |
US6269472B1 (en) * | 1996-02-27 | 2001-07-31 | Lsi Logic Corporation | Optical proximity correction method and apparatus |
US5723233A (en) * | 1996-02-27 | 1998-03-03 | Lsi Logic Corporation | Optical proximity correction method and apparatus |
US5972541A (en) * | 1996-02-27 | 1999-10-26 | Lsi Logic Corporation | Reticle and method of design to correct pattern for depth of focus problems |
US5705301A (en) * | 1996-02-27 | 1998-01-06 | Lsi Logic Corporation | Performing optical proximity correction with the aid of design rule checkers |
US5862058A (en) * | 1996-05-16 | 1999-01-19 | International Business Machines Corporation | Optical proximity correction method and system |
US5707765A (en) * | 1996-05-28 | 1998-01-13 | Microunity Systems Engineering, Inc. | Photolithography mask using serifs and method thereof |
US5740068A (en) * | 1996-05-30 | 1998-04-14 | International Business Machines Corporation | Fidelity enhancement of lithographic and reactive-ion-etched images by optical proximity correction |
US5885734A (en) * | 1996-08-15 | 1999-03-23 | Micron Technology, Inc. | Process for modifying a hierarchical mask layout |
US5994002A (en) * | 1996-09-06 | 1999-11-30 | Matsushita Electric Industrial Co., Ltd. | Photo mask and pattern forming method |
US5991006A (en) * | 1996-10-29 | 1999-11-23 | Sony Corporation | Method and apparatus for correcting exposure patterns, and exposure mask, method of exposing and semiconductor device |
US6049660A (en) * | 1996-12-27 | 2000-04-11 | Hyundai Electronics Industries Co., Ltd. | Simulation method in lithographic process |
US5847959A (en) * | 1997-01-28 | 1998-12-08 | Etec Systems, Inc. | Method and apparatus for run-time correction of proximity effects in pattern generation |
US5821014A (en) * | 1997-02-28 | 1998-10-13 | Microunity Systems Engineering, Inc. | Optical proximity correction method for intermediate-pitch features using sub-resolution scattering bars on a mask |
US5920487A (en) * | 1997-03-03 | 1999-07-06 | Motorola Inc. | Two dimensional lithographic proximity correction using DRC shape functions |
US5900340A (en) * | 1997-03-03 | 1999-05-04 | Motorola, Inc. | One dimensional lithographic proximity correction using DRC shape functions |
US6078738A (en) * | 1997-05-08 | 2000-06-20 | Lsi Logic Corporation | Comparing aerial image to SEM of photoresist or substrate pattern for masking process characterization |
US6016357A (en) * | 1997-06-16 | 2000-01-18 | International Business Machines Corporation | Feedback method to repair phase shift masks |
US6282696B1 (en) * | 1997-08-15 | 2001-08-28 | Lsi Logic Corporation | Performing optical proximity correction with the aid of design rule checkers |
US6370679B1 (en) * | 1997-09-17 | 2002-04-09 | Numerical Technologies, Inc. | Data hierarchy layout correction and verification method and apparatus |
US6243855B1 (en) * | 1997-09-30 | 2001-06-05 | Kabushiki Kaisha Toshiba | Mask data design method |
US5958635A (en) * | 1997-10-20 | 1999-09-28 | Motorola, Inc. | Lithographic proximity correction through subset feature modification |
US6114071A (en) * | 1997-11-24 | 2000-09-05 | Asml Masktools Netherlands B.V. | Method of fine feature edge tuning with optically-halftoned mask |
US6453452B1 (en) * | 1997-12-12 | 2002-09-17 | Numerical Technologies, Inc. | Method and apparatus for data hierarchy maintenance in a system for mask description |
US6289499B1 (en) * | 1997-12-31 | 2001-09-11 | Avant! Corporation | Proximity correction software for wafer lithography |
US6081658A (en) * | 1997-12-31 | 2000-06-27 | Avant! Corporation | Proximity correction system for wafer lithography |
US6499003B2 (en) * | 1998-03-03 | 2002-12-24 | Lsi Logic Corporation | Method and apparatus for application of proximity correction with unitary segmentation |
US6128067A (en) * | 1998-04-28 | 2000-10-03 | Kabushiki Kaisha Toshiba | Correcting method and correcting system for mask pattern |
US6298473B1 (en) * | 1998-06-29 | 2001-10-02 | Mitsubishi Denki Kabushiki Kaisha | Apparatus and method for inhibiting pattern distortions to correct pattern data in a semiconductor device |
US6189136B1 (en) * | 1998-07-20 | 2001-02-13 | Philips Electronics, North America Corp. | Design level optical proximity correction methods |
US6120952A (en) * | 1998-10-01 | 2000-09-19 | Micron Technology, Inc. | Methods of reducing proximity effects in lithographic processes |
US6168891B1 (en) * | 1998-11-30 | 2001-01-02 | Matsushita Electric Industrial Co., Ltd. | Method for correcting mask pattern for use in manufacturing of semiconductor integrated circuit |
US6263299B1 (en) * | 1999-01-19 | 2001-07-17 | Lsi Logic Corporation | Geometric aerial image simulation |
US6467076B1 (en) * | 1999-04-30 | 2002-10-15 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design |
US6301697B1 (en) * | 1999-04-30 | 2001-10-09 | Nicolas B. Cobb | Streamlined IC mask layout optical and process correction through correction reuse |
US6249904B1 (en) * | 1999-04-30 | 2001-06-19 | Nicolas Bailey Cobb | Method and apparatus for submicron IC design using edge fragment tagging to correct edge placement distortion |
US6187483B1 (en) * | 1999-05-28 | 2001-02-13 | Advanced Micro Devices, Inc. | Mask quality measurements by fourier space analysis |
US6317859B1 (en) * | 1999-06-09 | 2001-11-13 | International Business Machines Corporation | Method and system for determining critical area for circuit layouts |
US6665845B1 (en) * | 2000-02-25 | 2003-12-16 | Sun Microsystems, Inc. | System and method for topology based noise estimation of submicron integrated circuit designs |
US20030097647A1 (en) * | 2000-02-28 | 2003-05-22 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US6584609B1 (en) * | 2000-02-28 | 2003-06-24 | Numerical Technologies, Inc. | Method and apparatus for mixed-mode optical proximity correction |
US6453457B1 (en) * | 2000-09-29 | 2002-09-17 | Numerical Technologies, Inc. | Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070061622A1 (en) * | 2005-02-02 | 2007-03-15 | Randy Huang | Tag writing and reading method for semiconductor product |
US20060191991A1 (en) * | 2005-02-02 | 2006-08-31 | Randy Huang | Tag writing and reading method for semiconductor product |
US20060248498A1 (en) * | 2005-05-02 | 2006-11-02 | Invarium, Inc. | Apparatus and method for photomask design |
US7743359B2 (en) * | 2005-05-02 | 2010-06-22 | Cadence Design Systems, Inc. | Apparatus and method for photomask design |
US7475383B2 (en) * | 2005-10-28 | 2009-01-06 | Samsung Electronics Co. Ltd. | Method of fabricating photo mask |
US20070162887A1 (en) * | 2005-10-28 | 2007-07-12 | Sung-Soo Suh | Method of fabricating photo mask |
US7360199B2 (en) | 2006-05-26 | 2008-04-15 | International Business Machines Corporation | Iterative method for refining integrated circuit layout using compass optical proximity correction (OPC) |
US7673279B2 (en) | 2006-05-26 | 2010-03-02 | International Business Machines Corporation | Iterative method for refining integrated circuit layout using compass optical proximity correction (OPC) |
US20080141203A1 (en) * | 2006-05-26 | 2008-06-12 | Scaman Michael E | Iterative method for refining integrated circuit layout using compass optical proximity correction (opc) |
US7536671B2 (en) * | 2006-10-02 | 2009-05-19 | Samsung Electronics Co., Ltd. | Mask for forming fine pattern and method of forming the same |
US20080082953A1 (en) * | 2006-10-02 | 2008-04-03 | Samsung Electronics Co., Ltd. | Mask for forming fine pattern and method of forming the same |
US7512927B2 (en) | 2006-11-02 | 2009-03-31 | International Business Machines Corporation | Printability verification by progressive modeling accuracy |
US20080127027A1 (en) * | 2006-11-02 | 2008-05-29 | International Business Machines Corporation | Printability verification by progressive modeling accuracy |
US20080178140A1 (en) * | 2007-01-18 | 2008-07-24 | United Microelectronics Corp. | Method for correcting photomask pattern |
US20080282211A1 (en) * | 2007-05-11 | 2008-11-13 | International Business Machines Corporation | Methodology to improve turnaround for integrated circuit design |
US7669175B2 (en) | 2007-05-11 | 2010-02-23 | International Business Machines Corporation | Methodology to improve turnaround for integrated circuit design using geometrical hierarchy |
CN102737959A (en) * | 2011-04-05 | 2012-10-17 | 南亚科技股份有限公司 | Model of defining a photoresist pattern collapse rule, and photomask layout, semiconductor substrate and method for improving photoresist pattern collapse |
Also Published As
Publication number | Publication date |
---|---|
US20020199157A1 (en) | 2002-12-26 |
US6467076B1 (en) | 2002-10-15 |
US7024655B2 (en) | 2006-04-04 |
AU3881400A (en) | 2000-11-17 |
EP1175642A1 (en) | 2002-01-30 |
EP1594008A3 (en) | 2010-03-03 |
EP1175642B1 (en) | 2014-10-15 |
EP1594008A2 (en) | 2005-11-09 |
WO2000067075A1 (en) | 2000-11-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7024655B2 (en) | Mixed-mode optical proximity correction | |
US6249904B1 (en) | Method and apparatus for submicron IC design using edge fragment tagging to correct edge placement distortion | |
US6335128B1 (en) | Method and apparatus for determining phase shifts and trim masks for an integrated circuit | |
US6792592B2 (en) | Considering mask writer properties during the optical proximity correction process | |
US7367009B2 (en) | Convergence technique for model-based optical and process correction | |
US7735053B2 (en) | Correction method and correction system for design data or mask data, validation method and validation system for design data or mask data, yield estimation method for semiconductor integrated circuit, method for improving design rule, mask production method, and semiconductor integrated circuit production method | |
US6643616B1 (en) | Integrated device structure prediction based on model curvature | |
US6560766B2 (en) | Method and apparatus for analyzing a layout using an instance-based representation | |
US7010775B2 (en) | Method for creating mask pattern for circuit fabrication and method for verifying mask pattern for circuit fabrication | |
TWI390340B (en) | Method and system for mask data preparation | |
JP2004520622A (en) | Method and apparatus for prioritizing application of resolution enhancement technology | |
US20100242000A1 (en) | Using layout enumeration to facilitate integrated circuit development | |
US7562337B2 (en) | OPC verification using auto-windowed regions | |
CN101223527A (en) | Method and system for printing lithographic images with multiple exposures | |
CN102117010B (en) | Optical adjacent correcting method | |
US8286107B2 (en) | Methods and systems for process compensation technique acceleration | |
US20030061587A1 (en) | Method and apparatus for visualizing optical proximity correction process information and output | |
US10885256B1 (en) | Method and system for integrated circuit (IC) layout migration integrated with layout expertise | |
US6571383B1 (en) | Semiconductor device fabrication using a photomask designed using modeling and empirical testing | |
US20080250374A1 (en) | Method of Making an Integrated Circuit | |
US7590955B1 (en) | Method and system for implementing layout, placement, and routing with merged shapes | |
US6795955B2 (en) | Method and apparatus for identifying an identical cell in an IC layout with an existing solution | |
JP3603027B6 (en) | Improved method and apparatus for sub-micron IC design using edge fragment tagging to correct edge placement distortion | |
KR20020023640A (en) | Method of and apparatus for designing EB mask | |
JPH11354416A (en) | Measuring instrument for dislocation of superposition and measuring method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |