US20040229459A1 - Integration of annealing capability into metal deposition or CMP tool - Google Patents
Integration of annealing capability into metal deposition or CMP tool Download PDFInfo
- Publication number
- US20040229459A1 US20040229459A1 US10/810,735 US81073504A US2004229459A1 US 20040229459 A1 US20040229459 A1 US 20040229459A1 US 81073504 A US81073504 A US 81073504A US 2004229459 A1 US2004229459 A1 US 2004229459A1
- Authority
- US
- United States
- Prior art keywords
- tool
- metal deposition
- annealing
- cmp
- chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/67207—Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process
- H01L21/67219—Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process comprising at least one polishing chamber
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
Definitions
- the present invention relates generally to semiconductor manufacturing and, in particular, to the integration of annealing capability into metal deposition tools or chemical mechanical polishing tools.
- Integrated circuits (ICs) manufactured today generally include an elaborate system of metalized interconnects to couple the various devices that have been fabricated in the semiconductor substrate.
- the technology for forming these metalized interconnects is extremely sophisticated. Commonly, aluminum, copper or some other metal is deposited on a dielectric layer and then patterned to form interconnect paths.
- Another dielectric or insulation layer such as silicon dioxide (SiO 2 ) is then deposited over this first metal layer (metal 1 ); via openings are etched through the dielectric layer; and the second metal layer (metal 2 ) is deposited.
- the metal 2 layer covers the dielectric layer and fills the via openings, making electrical contact down to the metal layer.
- CMP chemical mechanical polishing
- CMP employs polishing to remove protruding steps formed along the upper surface of the inter-layer dielectric. CMP is also used to “etch back” deposited metal layers to form planar plugs or vias.
- a silicon substrate or wafer is placed face down on a rotating table or platform covered with a flat polishing pad that has been coated with an active slurry.
- a carrier which is typically made of a thick, nonflexible metal plate, is used to apply a downward force against the backside of the substrate. The downward force and the rotational movement of the pad together with the slurry facilitate the abrasive polishing and planar removing of the upper surface of the thin metal film.
- Nonuniform polishing can result in too much film being removed from some parts of the wafer and not enough film being removed from other parts. Also, lack of uniformity in the polishing rate from wafer to wafer can result in decreased process yield and reliability. Significant effort has been expended in attempts to control the polishing part of the process of integrated circuit manufacturing.
- Electroplating is becoming the favored technique at least for copper deposition in the semiconductor industry. Electroplated copper, however, is known to be unstable at room temperature. Its physical properties such as resistivity and hardness continue to change with time. This process can last for weeks and can have significant impact on the stability of the subsequent process steps such as CMP. Annealing can accelerate the stabilization of the copper film, but adds an additional step in the process flow. Also, when annealing is performed by a separate annealing tool, the time between the deposition of the copper or metal layer can vary due to any number of reasons, such as unavailability of the annealing tools, imprecise scheduling or a physical distance between the annealing tool and the CMP tool.
- an apparatus includes a metal deposition tool having annealing capability.
- FIG. 1 is a schematic representation of a prior art wafer processing apparatus
- FIG. 2 is a schematic representation of an embodiment of a wafer processing apparatus
- FIG. 3 is another embodiment of a wafer processing apparatus
- FIG. 4 is yet another embodiment of a wafer processing apparatus
- FIG. 5 is a top plan view of one embodiment of a wafer processing apparatus.
- FIG. 6 is a top plan view of another embodiment of a wafer processing apparatus.
- a wafer processing apparatus including a metal deposition tool having annealing capability is described.
- metal deposition tools are electroplating tools or chemical vapor deposition (CVD) tools.
- CVD chemical vapor deposition
- annealing capability can be integrated into the CMP tool.
- FIG. 1 is a schematic representation of a wafer processing apparatus 100 of the prior art.
- Electroplating tool 110 includes at least one, and usually a plurality, of electroplating chambers 112 .
- a wafer is processed through wafer processing apparatus 100 by first having a metal such as copper deposited onto a dielectric layer of the silicon substrate in one of the electroplating chambers 112 .
- a batch or a plurality of wafers is processed in the electroplating tool 110 at the same time.
- the wafer is moved to an annealing tool 130 that includes an annealing chamber 132 .
- Annealing chambers can typically be a furnace that heats the wafer including the metal deposited on it by the electroplating process.
- the annealing process is performed in order to stabilize the electroplated or otherwise deposited metal.
- the annealing is typically done in preparation for the CMP process during which a portion of the metal is polished away. If the metal film is not stable, however, the polishing rate of the CMP process can be unpredictable. For example, because the hardness of the metal film can vary from wafer to wafer, it can be very difficult to determine how much polishing is adequate.
- CMP tool 120 can include a plurality of CMP platforms 122 .
- CMP platforms are typically rotating tables that include a rotating pad on which the wafer rests during polishing.
- the resistivity of the copper film can be measured in an attempt to determine whether and to what extent the microstructure of the copper film has changed. Measuring the resistivity can indicate whether the microstructure, for example the grain size or crystal orientation, of the copper has changed. Directly measuring grain size or crystal orientation requires destructive tests that are not easily performed in a manufacturing setting.
- the wafer is placed into a solution containing sulfuric acid and other additives that may include metal particles such as copper.
- the electroplating tank has a cathode and an anode dipped into the solution.
- the anode can be made of copper.
- metal particles within the solution (or from the anode as it dissolves) are deposited on the surface of a dielectric layer of the silicon substrate.
- the copper particles fill small features such as holes, lines or trenches that have been formed in the dielectric layers on the substrate.
- CMP is performed to remove the copper that is not needed down to a pre-selected plane leaving interconnects between different devices on the substrate.
- the metal deposited by electroplating or CVD is heated to temperatures of 50 to 400 degrees Celsius. Typically, about 200 degrees Celsius is the temperature at which annealing is performed.
- the time for annealing can vary from about 1 to about 60 minutes depending on the temperature used. Typically, the higher the temperature, the shorter the time necessary to achieve stabilization of the metal by annealing.
- FIG. 2 shows one embodiment in which a wafer processing apparatus 200 includes a metal deposition tool and a CMP tool.
- the metal deposition tool shown in FIG. 2 is an electroplating tool 210 that has multiple electroplating chambers 212 .
- FIG. 2 shows a schematic representation of an annealing chamber 232 on the electroplating tool 210 .
- Annealing chamber 232 can be attached to or added onto electroplating tool 210 Alternatively, electroplating tool 210 can be modified such that one of its plurality of electroplating chambers 212 is replaced by annealing chamber 232 . More than one annealing chamber 232 can also be provided. Annealing chamber 232 can be a furnace (not shown) or can include heat lamps (not shown) or a hot stage (not shown).
- CMP tool 220 is shown in FIG. 2 as having multiple CMP platforms 222 .
- multiple CMP tools 220 can be provided for apparatus 200 or a single CMP tool 220 can provide a single CMP platform 222 .
- FIG. 3 shows another embodiment in which a wafer processing apparatus includes a metal deposition tool that is a chemical vapor deposition (CVD) tool 340 . Also, apparatus 300 includes a CMP tool 320 .
- CVD chemical vapor deposition
- CVD tool 340 includes multiple CVD chambers 342 .
- Annealing chamber 332 is provided on CVD tool 340 .
- Annealing chamber 332 can be attached to-or can replace a CVD chamber 342 of CVD tool 340 .
- a wafer being processed will have a metal such as copper deposited by CVD in one of the CVD chambers 342 .
- the wafer is moved to annealing chamber 332 , which is provided on CVD tool 340 . Because annealing chamber 332 is integrated into CVD tool 340 , the annealing process can begin almost immediately to avoid the degradation of the deposited metal.
- the wafer After the wafer has undergone annealing in the annealing chamber 332 , it is transferred to the CMP tool 320 and onto one of the CMP platforms 322 .
- FIG. 4 shows yet another embodiment in which a wafer processing apparatus 400 includes a metal deposition tool 460 and a CMP tool 420 .
- metal deposition tool 460 includes metal deposition chambers 462 .
- Metal deposition tool 460 can be an electroplating tool or a CVD tool, for example.
- a metal deposition tool need not have multiple metal deposition chambers 462 .
- Annealing chamber 432 is integrated into the CMP tool 420 in the embodiment illustrated in FIG. 4.
- CMP tool 420 includes CMP platforms 422 .
- the wafer is transferred from metal deposition tool 460 into annealing chamber 432 , which is on CMP tool 420 in this embodiment.
- the wafer After annealing in annealing chamber 432 , the wafer is transferred almost immediately to a CMP platform 422 to undergo the CMP process. In this case, the amount of time between the end of the annealing process and the beginning of the CMP process can be controlled.
- annealing can be performed after CMP to influence the final properties of the metal.
- the apparatus 400 of FIG. 4 can also provide this capability. Annealing before CMP can influence the microstructure of the metal layer quite differently than annealing after CMP because more metal is present before CMP. Annealing can cause the grain to grow differently due to the presence of more or less material.
- FIG. 5 shows an embodiment in which a wafer processing apparatus 500 includes a metal deposition tool 560 and a robot 550 on the metal deposition tool 560 .
- Metal deposition tool 560 includes a plurality of metal deposition chambers 562 .
- metal deposition tool 560 can be an electroplating tool or a CVD tool, or any other type of tool that deposits metal onto the dielectric layer of a silicon substrate in the manufacture of integrated circuit devices.
- Robot 550 moves a wafer 502 from a metal deposition chamber 562 to an annealing chamber 532 .
- Annealing chamber 532 is shown on metal deposition tool 560 .
- FIG. 5 illustrates an embodiment in which annealing chamber 532 can be provided as part of metal deposition tool 560 or metal deposition tool 560 can be modified such that annealing chamber 532 replaces a metal deposition chamber 562 .
- wafer processing apparatus 500 can include an annealing chamber that is on a CMP tool.
- robot 550 would move the wafer 502 from the annealing chamber 532 into a CMP chamber or vice versa. It is preferred that annealing be performed before CMP in order to stabilize the metal that was deposited onto the wafer, thus providing more predictability in the CMP process. Alternatively, annealing can be performed after CMP to influence the final properties of the metal.
- FIG. 6 shows an embodiment in which wafer processing apparatus 600 includes a metal deposition tool 660 (or, alternatively, a CMP tool) and an annealing chamber 632 attached to the side of metal deposition tool 660 .
- metal deposition tool 660 includes a plurality of metal deposition chambers 662 .
- Annealing chamber 632 can be provided adjacent to metal deposition tool 660 and its metal deposition chambers 662 .
- Robot 650 is also provided to move wafer 602 between metal deposition chambers 662 and annealing chamber 632 .
- An embodiment of a wafer processing method includes depositing a metal onto a substrate such as a wafer in a metal deposition chamber of a metal deposition tool.
- the substrate is then moved from the metal deposition chamber directly to an annealing chamber.
- the annealing chamber is part of the metal deposition tool.
- the annealing process includes heating the metal in the annealing chamber.
- the method can include a metal deposition tool that is an electroplating tool having at least one electroplating chamber.
- the method alternatively can include a metal deposition tool that is a chemical vapor deposition (CVD) tool having at least one CVD chamber.
- the method includes annealing or heating the wafer including the deposited metal before chemical mechanical processing (CMP) of the substrate is performed.
- CMP chemical mechanical processing
- a wafer processing method can include depositing a metal onto a substrate in a metal deposition chamber of a metal deposition tool, moving the substrate from the metal deposition tool to an annealing chamber that is part of a chemical mechanical polishing (CMP) tool, heating the metal in the annealing chamber, moving the substrate from the annealing chamber to a CMP platform on the CMP tool and polishing the substrate including the metal after annealing.
- CMP chemical mechanical polishing
- Yet another alternative embodiment of a wafer processing method can include depositing a metal onto a substrate in a metal deposition chamber of a metal deposition tool; moving the substrate from the metal deposition tool to a chemical mechanical polishing (CMP) platform on a CMP tool; polishing the substrate including the metal; moving the substrate from the CMP platform to an annealing chamber, wherein the annealing chamber is part of the CMP tool; and heating the metal in the annealing chamber.
- CMP chemical mechanical polishing
- Yet another alternative embodiment can include annealing before and after CMP.
- This embodiment can include an annealing-chamber on both the metal deposition tool and on the CMP tool of a wafer processing apparatus.
Abstract
Integration of annealing capability into a metal deposition tool or a chemical mechanical polishing (CMP) tool. A wafer processing apparatus includes a metal deposition tool having annealing capability. The metal deposition tool can be an electroplating tool or a chemical vapor deposition tool or other metal deposition tool that deposits metal films, such as copper, onto silicon substrates for integrated circuit manufacturing. An annealing chamber is integrated into the metal deposition tool so that annealing of the metal film can be controlled such that the copper is consistently stabilized in preparation for a chemical mechanical polishing process. Alternatively, an annealing chamber can be integrated into a CMP tool.
Description
- The present invention relates generally to semiconductor manufacturing and, in particular, to the integration of annealing capability into metal deposition tools or chemical mechanical polishing tools.
- In integrated circuit manufacturing processes, it is generally desirable to minimize the total number of steps in the process and the time between each step. While it is generally desirable to allow the greatest latitude in fabrication process parameters, in certain cases, known variations can be eliminated or controlled to an extent that provides a greater predictability of results of the process. One such variation occurs during the stabilization of metal films that are deposited on a wafer dielectric layer to form interconnects between active devices.
- Integrated circuits (ICs) manufactured today generally include an elaborate system of metalized interconnects to couple the various devices that have been fabricated in the semiconductor substrate. The technology for forming these metalized interconnects is extremely sophisticated. Commonly, aluminum, copper or some other metal is deposited on a dielectric layer and then patterned to form interconnect paths. Another dielectric or insulation layer such as silicon dioxide (SiO2) is then deposited over this first metal layer (metal 1); via openings are etched through the dielectric layer; and the second metal layer (metal 2) is deposited. The metal 2 layer covers the dielectric layer and fills the via openings, making electrical contact down to the metal layer. After a metal layer is deposited, the layer is usually planarized in a chemical mechanical polishing (CMP) process to remove the portions of the metal layer that do not form the desired interconnects such as lines or vias.
- A considerable amount of effort in the manufacturing of modern complex, high density, multilevel interconnections is devoted to the planarization of the individual layers of the interconnection structure. Nonplanar surfaces create poor optical resolution of subsequent photolithographic processing steps. Poor optical resolution prohibits the printing of high density lines. Another problem with nonplanar surface topography is the step coverage of subsequent metalization layers. If a step height is too large there is a serious danger that open circuits will be created. Planar interconnect surface layers are a must in the fabrication of modern high density multilevel integrated circuits.
- CMP employs polishing to remove protruding steps formed along the upper surface of the inter-layer dielectric. CMP is also used to “etch back” deposited metal layers to form planar plugs or vias. In a typical CMP process, a silicon substrate or wafer is placed face down on a rotating table or platform covered with a flat polishing pad that has been coated with an active slurry. A carrier, which is typically made of a thick, nonflexible metal plate, is used to apply a downward force against the backside of the substrate. The downward force and the rotational movement of the pad together with the slurry facilitate the abrasive polishing and planar removing of the upper surface of the thin metal film.
- Nonuniform polishing can result in too much film being removed from some parts of the wafer and not enough film being removed from other parts. Also, lack of uniformity in the polishing rate from wafer to wafer can result in decreased process yield and reliability. Significant effort has been expended in attempts to control the polishing part of the process of integrated circuit manufacturing.
- Electroplating is becoming the favored technique at least for copper deposition in the semiconductor industry. Electroplated copper, however, is known to be unstable at room temperature. Its physical properties such as resistivity and hardness continue to change with time. This process can last for weeks and can have significant impact on the stability of the subsequent process steps such as CMP. Annealing can accelerate the stabilization of the copper film, but adds an additional step in the process flow. Also, when annealing is performed by a separate annealing tool, the time between the deposition of the copper or metal layer can vary due to any number of reasons, such as unavailability of the annealing tools, imprecise scheduling or a physical distance between the annealing tool and the CMP tool.
- Changes in the resistivity and hardness of the metal that has been deposited can affect the rate of polishing during the CMP portion of the process. It is desirable to minimize the variability of the stabilization of the metal. Annealing helps to stop the degradation or change in the properties of the metal. If the deposited metal is stabilized consistently, greater predictability can be achieved in the CMP process.
- In one embodiment, an apparatus includes a metal deposition tool having annealing capability.
- The present invention is illustrated by way of example, and not limitation, in the figures of the accompanying drawings in which:
- FIG. 1 is a schematic representation of a prior art wafer processing apparatus;
- FIG. 2 is a schematic representation of an embodiment of a wafer processing apparatus;
- FIG. 3 is another embodiment of a wafer processing apparatus;
- FIG. 4 is yet another embodiment of a wafer processing apparatus;
- FIG. 5 is a top plan view of one embodiment of a wafer processing apparatus; and
- FIG. 6 is a top plan view of another embodiment of a wafer processing apparatus.
- A wafer processing apparatus including a metal deposition tool having annealing capability is described. Examples of metal deposition tools are electroplating tools or chemical vapor deposition (CVD) tools. The integration of annealing capability into a metal deposition tool can result in better control over the stabilization of the metal prior to a subsequent process such as chemical mechanical polishing (CMP). Alternatively, annealing capability can be integrated into the CMP tool.
- FIG. 1 is a schematic representation of a
wafer processing apparatus 100 of the prior art.Electroplating tool 110 includes at least one, and usually a plurality, ofelectroplating chambers 112. A wafer is processed throughwafer processing apparatus 100 by first having a metal such as copper deposited onto a dielectric layer of the silicon substrate in one of theelectroplating chambers 112. Typically, a batch or a plurality of wafers is processed in theelectroplating tool 110 at the same time. - After electroplating, the wafer is moved to an
annealing tool 130 that includes anannealing chamber 132. Annealing chambers can typically be a furnace that heats the wafer including the metal deposited on it by the electroplating process. The annealing process is performed in order to stabilize the electroplated or otherwise deposited metal. The annealing is typically done in preparation for the CMP process during which a portion of the metal is polished away. If the metal film is not stable, however, the polishing rate of the CMP process can be unpredictable. For example, because the hardness of the metal film can vary from wafer to wafer, it can be very difficult to determine how much polishing is adequate. - After the-annealing process, the wafer is transferred to a
CMP tool 120. As shown in FIG. 1,CMP tool 120 can include a plurality ofCMP platforms 122. CMP platforms are typically rotating tables that include a rotating pad on which the wafer rests during polishing. - Currently, copper is becoming a preferred metal for use in electroplating interconnects on silicon wafers. Other metals such as gold or silver can also be deposited by electroplating. In the past, the electroplating of copper was used mostly for decorative purposes. As such, the stability of the copper film was not a concern.
- The resistivity of the copper film can be measured in an attempt to determine whether and to what extent the microstructure of the copper film has changed. Measuring the resistivity can indicate whether the microstructure, for example the grain size or crystal orientation, of the copper has changed. Directly measuring grain size or crystal orientation requires destructive tests that are not easily performed in a manufacturing setting.
- It is desirable to make the wafer manufacturing process more efficient by eliminating any potential causes of change. For instance, since electroplated copper is unstable at room temperature, its properties tend to change over time. The change in the properties such as hardness or resistivity increases the variability of the polishing rate during CMP because the copper film is not at the same level of hardness, for example, every time for every wafer when polishing begins. It is desirable to stabilize the film by annealing before CMP. If the annealing is not performed shortly after the copper has been deposited by either electroplating or chemical vapor deposition (CVD), however, there is unpredictability in the properties of the copper film because of the lapse of time between the metal deposition process and annealing. During the time that has elapsed between these two steps, the copper film tends to change. If the annealing is not performed consistently, it is difficult to predict the rate of polishing that is necessary to achieve the desired results.
- During electroplating, the wafer is placed into a solution containing sulfuric acid and other additives that may include metal particles such as copper. The electroplating tank has a cathode and an anode dipped into the solution. The anode can be made of copper. During the electroplating process, metal particles within the solution (or from the anode as it dissolves) are deposited on the surface of a dielectric layer of the silicon substrate. The copper particles fill small features such as holes, lines or trenches that have been formed in the dielectric layers on the substrate. After the copper is deposited, CMP is performed to remove the copper that is not needed down to a pre-selected plane leaving interconnects between different devices on the substrate.
- When copper film is deposited by electroplating or CVD, there can be outgassing for a period of time. Annealing can stabilize outgassing. During the annealing process, the metal deposited by electroplating or CVD is heated to temperatures of 50 to 400 degrees Celsius. Typically, about 200 degrees Celsius is the temperature at which annealing is performed. The time for annealing can vary from about 1 to about 60 minutes depending on the temperature used. Typically, the higher the temperature, the shorter the time necessary to achieve stabilization of the metal by annealing.
- FIG. 2 shows one embodiment in which a
wafer processing apparatus 200 includes a metal deposition tool and a CMP tool. The metal deposition tool shown in FIG. 2 is anelectroplating tool 210 that hasmultiple electroplating chambers 212. FIG. 2 shows a schematic representation of anannealing chamber 232 on theelectroplating tool 210. - Annealing
chamber 232 can be attached to or added ontoelectroplating tool 210 Alternatively,electroplating tool 210 can be modified such that one of its plurality ofelectroplating chambers 212 is replaced by annealingchamber 232. More than oneannealing chamber 232 can also be provided.Annealing chamber 232 can be a furnace (not shown) or can include heat lamps (not shown) or a hot stage (not shown). -
CMP tool 220 is shown in FIG. 2 as havingmultiple CMP platforms 222. Alternatively,multiple CMP tools 220 can be provided forapparatus 200 or asingle CMP tool 220 can provide asingle CMP platform 222. - FIG. 3 shows another embodiment in which a wafer processing apparatus includes a metal deposition tool that is a chemical vapor deposition (CVD)
tool 340. Also,apparatus 300 includes aCMP tool 320. -
CVD tool 340 includesmultiple CVD chambers 342.Annealing chamber 332 is provided onCVD tool 340.Annealing chamber 332 can be attached to-or can replace aCVD chamber 342 ofCVD tool 340. A wafer being processed will have a metal such as copper deposited by CVD in one of theCVD chambers 342. After the metal deposition process, the wafer is moved to annealingchamber 332, which is provided onCVD tool 340. Because annealingchamber 332 is integrated intoCVD tool 340, the annealing process can begin almost immediately to avoid the degradation of the deposited metal. After the wafer has undergone annealing in theannealing chamber 332, it is transferred to theCMP tool 320 and onto one of theCMP platforms 322. - FIG. 4 shows yet another embodiment in which a
wafer processing apparatus 400 includes ametal deposition tool 460 and aCMP tool 420. In the embodiment shown in FIG. 4,metal deposition tool 460 includesmetal deposition chambers 462.Metal deposition tool 460 can be an electroplating tool or a CVD tool, for example. Also, a metal deposition tool need not have multiplemetal deposition chambers 462.Annealing chamber 432 is integrated into theCMP tool 420 in the embodiment illustrated in FIG. 4.CMP tool 420 includesCMP platforms 422. During processing, the wafer is transferred frommetal deposition tool 460 intoannealing chamber 432, which is onCMP tool 420 in this embodiment. After annealing inannealing chamber 432, the wafer is transferred almost immediately to aCMP platform 422 to undergo the CMP process. In this case, the amount of time between the end of the annealing process and the beginning of the CMP process can be controlled. - Alternatively, annealing can be performed after CMP to influence the final properties of the metal. The
apparatus 400 of FIG. 4 can also provide this capability. Annealing before CMP can influence the microstructure of the metal layer quite differently than annealing after CMP because more metal is present before CMP. Annealing can cause the grain to grow differently due to the presence of more or less material. - FIG. 5 shows an embodiment in which a
wafer processing apparatus 500 includes ametal deposition tool 560 and arobot 550 on themetal deposition tool 560.Metal deposition tool 560 includes a plurality ofmetal deposition chambers 562. As described above,metal deposition tool 560 can be an electroplating tool or a CVD tool, or any other type of tool that deposits metal onto the dielectric layer of a silicon substrate in the manufacture of integrated circuit devices. -
Robot 550 moves awafer 502 from ametal deposition chamber 562 to anannealing chamber 532.Annealing chamber 532 is shown onmetal deposition tool 560. FIG. 5 illustrates an embodiment in whichannealing chamber 532 can be provided as part ofmetal deposition tool 560 ormetal deposition tool 560 can be modified such thatannealing chamber 532 replaces ametal deposition chamber 562. - Alternatively,
wafer processing apparatus 500 can include an annealing chamber that is on a CMP tool. In this case,robot 550 would move thewafer 502 from theannealing chamber 532 into a CMP chamber or vice versa. It is preferred that annealing be performed before CMP in order to stabilize the metal that was deposited onto the wafer, thus providing more predictability in the CMP process. Alternatively, annealing can be performed after CMP to influence the final properties of the metal. - FIG. 6 shows an embodiment in which
wafer processing apparatus 600 includes a metal deposition tool 660 (or, alternatively, a CMP tool) and anannealing chamber 632 attached to the side ofmetal deposition tool 660. In FIG. 6,metal deposition tool 660 includes a plurality ofmetal deposition chambers 662.Annealing chamber 632 can be provided adjacent tometal deposition tool 660 and itsmetal deposition chambers 662.Robot 650 is also provided to movewafer 602 betweenmetal deposition chambers 662 andannealing chamber 632. - An embodiment of a wafer processing method includes depositing a metal onto a substrate such as a wafer in a metal deposition chamber of a metal deposition tool. The substrate is then moved from the metal deposition chamber directly to an annealing chamber. Preferably, the annealing chamber is part of the metal deposition tool. The annealing process includes heating the metal in the annealing chamber. The method can include a metal deposition tool that is an electroplating tool having at least one electroplating chamber. The method alternatively can include a metal deposition tool that is a chemical vapor deposition (CVD) tool having at least one CVD chamber. Preferably, the method includes annealing or heating the wafer including the deposited metal before chemical mechanical processing (CMP) of the substrate is performed.
- Alternatively, a wafer processing method can include depositing a metal onto a substrate in a metal deposition chamber of a metal deposition tool, moving the substrate from the metal deposition tool to an annealing chamber that is part of a chemical mechanical polishing (CMP) tool, heating the metal in the annealing chamber, moving the substrate from the annealing chamber to a CMP platform on the CMP tool and polishing the substrate including the metal after annealing.
- Yet another alternative embodiment of a wafer processing method can include depositing a metal onto a substrate in a metal deposition chamber of a metal deposition tool; moving the substrate from the metal deposition tool to a chemical mechanical polishing (CMP) platform on a CMP tool; polishing the substrate including the metal; moving the substrate from the CMP platform to an annealing chamber, wherein the annealing chamber is part of the CMP tool; and heating the metal in the annealing chamber. In this case, annealing can be performed after CMP.
- Yet another alternative embodiment can include annealing before and after CMP. This embodiment can include an annealing-chamber on both the metal deposition tool and on the CMP tool of a wafer processing apparatus.
Claims (21)
1. An apparatus comprising:
a metal deposition tool having annealing capability.
2. The apparatus of claim 1 further comprising an annealing chamber on said metal deposition tool.
3. The apparatus of claim 2 wherein said metal deposition tool is an electroplating tool.
4. The apparatus of claim 2 wherein said metal deposition tool is a chemical vapor deposition (CVD) tool.
5. The apparatus of claim 1 wherein said metal deposition tool has a plurality of metal deposition chambers, said metal deposition tool being modified to replace one of said metal deposition chambers with an annealing chamber.
6. The apparatus of claim 5 wherein said metal deposition tool is an electroplating tool and said metal deposition chamber is an electroplating chamber.
7. The apparatus of claim 5 wherein said metal deposition tool is a chemical vapor deposition (CVD) tool and said metal deposition chamber is a chemical vapor deposition (CVD) chamber.
8. The apparatus of claim 1 wherein said metal deposition tool includes at least one metal deposition chamber and an annealing chamber on said metal deposition tool.
9. The apparatus of claim 8 wherein said metal deposition tool is an electroplating tool and said metal deposition chamber is an electroplating chamber.
10. The apparatus of claim 8 wherein said metal deposition tool is a chemical vapor deposition (CVD) tool and said metal deposition chamber is a chemical vapor deposition (CVD) chamber.
11. The apparatus of claim 8 wherein said annealing chamber includes heat lamps.
12. The apparatus of claim 8 wherein said annealing chamber is a furnace.
13. The apparatus of claim 8 further comprising a robot, wherein said robot moves a wafer from said metal deposition chamber to said annealing chamber.
14. An apparatus comprising:
an chemical mechanical polishing (CMP) tool having annealing capability.
15. The apparatus of claim 14 further comprising an annealing chamber on said CMP tool.
16. The apparatus of claim 14 wherein said CMP tool has a plurality of CMP platforms, said CMP tool being modified to replace one of said CMP platforms with an annealing chamber.
17. The apparatus of claim 14 wherein said CMP tool includes at least one CMP platform and an annealing chamber on said CMP tool.
18. The apparatus of claim 14 wherein said annealing chamber includes heat lamps.
19. The apparatus of claim 14 wherein said annealing chamber is a furnace.
20. The apparatus of claim 14 further comprising a robot, wherein said robot moves a wafer from said annealing chamber to said CMP platform.
21.-30. (Cancelled)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/810,735 US20040229459A1 (en) | 1999-12-30 | 2004-03-25 | Integration of annealing capability into metal deposition or CMP tool |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/475,729 US6730598B1 (en) | 1999-12-30 | 1999-12-30 | Integration of annealing capability into metal deposition or CMP tool |
US10/810,735 US20040229459A1 (en) | 1999-12-30 | 2004-03-25 | Integration of annealing capability into metal deposition or CMP tool |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/475,729 Division US6730598B1 (en) | 1999-12-30 | 1999-12-30 | Integration of annealing capability into metal deposition or CMP tool |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040229459A1 true US20040229459A1 (en) | 2004-11-18 |
Family
ID=32176845
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/475,729 Expired - Lifetime US6730598B1 (en) | 1999-12-30 | 1999-12-30 | Integration of annealing capability into metal deposition or CMP tool |
US10/810,735 Abandoned US20040229459A1 (en) | 1999-12-30 | 2004-03-25 | Integration of annealing capability into metal deposition or CMP tool |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/475,729 Expired - Lifetime US6730598B1 (en) | 1999-12-30 | 1999-12-30 | Integration of annealing capability into metal deposition or CMP tool |
Country Status (1)
Country | Link |
---|---|
US (2) | US6730598B1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7262067B2 (en) * | 2004-04-23 | 2007-08-28 | Taiwan Semiconductor Manufacturing Company | Method for conductive film quality evaluation |
CN102136452B (en) * | 2010-01-27 | 2013-06-12 | 中芯国际集成电路制造(上海)有限公司 | Method for forming copper interconnected structure and CMP (Chemical Mechanical Polishing) equipment for same |
US20150087144A1 (en) * | 2013-09-26 | 2015-03-26 | Taiwan Semiconductor Manufacturing Company Ltd. | Apparatus and method of manufacturing metal gate semiconductor device |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4951601A (en) * | 1986-12-19 | 1990-08-28 | Applied Materials, Inc. | Multi-chamber integrated process system |
US5371042A (en) * | 1992-06-16 | 1994-12-06 | Applied Materials, Inc. | Method of filling contacts in semiconductor devices |
US5378660A (en) * | 1993-02-12 | 1995-01-03 | Applied Materials, Inc. | Barrier layers and aluminum contacts |
US5380682A (en) * | 1991-05-17 | 1995-01-10 | Materials Research Corporation | Wafer processing cluster tool batch preheating and degassing method |
US5578520A (en) * | 1991-05-28 | 1996-11-26 | Semiconductor Energy Laboratory Co., Ltd. | Method for annealing a semiconductor |
US5882498A (en) * | 1997-10-16 | 1999-03-16 | Advanced Micro Devices, Inc. | Method for reducing oxidation of electroplating chamber contacts and improving uniform electroplating of a substrate |
US5928389A (en) * | 1996-10-21 | 1999-07-27 | Applied Materials, Inc. | Method and apparatus for priority based scheduling of wafer processing within a multiple chamber semiconductor wafer processing tool |
US5943600A (en) * | 1995-03-13 | 1999-08-24 | Applied Materials, Inc. | Treatment of a titanium nitride layer to improve resistance to elevated temperatures |
US5968587A (en) * | 1996-11-13 | 1999-10-19 | Applied Materials, Inc. | Systems and methods for controlling the temperature of a vapor deposition apparatus |
US5989999A (en) * | 1994-11-14 | 1999-11-23 | Applied Materials, Inc. | Construction of a tantalum nitride film on a semiconductor wafer |
US6017820A (en) * | 1998-07-17 | 2000-01-25 | Cutek Research, Inc. | Integrated vacuum and plating cluster system |
US6099598A (en) * | 1993-07-15 | 2000-08-08 | Hitachi, Ltd. | Fabrication system and fabrication method |
US6122566A (en) * | 1998-03-03 | 2000-09-19 | Applied Materials Inc. | Method and apparatus for sequencing wafers in a multiple chamber, semiconductor wafer processing system |
US6207005B1 (en) * | 1997-07-29 | 2001-03-27 | Silicon Genesis Corporation | Cluster tool apparatus using plasma immersion ion implantation |
US6267853B1 (en) * | 1999-07-09 | 2001-07-31 | Applied Materials, Inc. | Electro-chemical deposition system |
US20060033678A1 (en) * | 2004-01-26 | 2006-02-16 | Applied Materials, Inc. | Integrated electroless deposition system |
-
1999
- 1999-12-30 US US09/475,729 patent/US6730598B1/en not_active Expired - Lifetime
-
2004
- 2004-03-25 US US10/810,735 patent/US20040229459A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4951601A (en) * | 1986-12-19 | 1990-08-28 | Applied Materials, Inc. | Multi-chamber integrated process system |
US5380682A (en) * | 1991-05-17 | 1995-01-10 | Materials Research Corporation | Wafer processing cluster tool batch preheating and degassing method |
US5578520A (en) * | 1991-05-28 | 1996-11-26 | Semiconductor Energy Laboratory Co., Ltd. | Method for annealing a semiconductor |
US5371042A (en) * | 1992-06-16 | 1994-12-06 | Applied Materials, Inc. | Method of filling contacts in semiconductor devices |
US5378660A (en) * | 1993-02-12 | 1995-01-03 | Applied Materials, Inc. | Barrier layers and aluminum contacts |
US6099598A (en) * | 1993-07-15 | 2000-08-08 | Hitachi, Ltd. | Fabrication system and fabrication method |
US5989999A (en) * | 1994-11-14 | 1999-11-23 | Applied Materials, Inc. | Construction of a tantalum nitride film on a semiconductor wafer |
US5943600A (en) * | 1995-03-13 | 1999-08-24 | Applied Materials, Inc. | Treatment of a titanium nitride layer to improve resistance to elevated temperatures |
US5928389A (en) * | 1996-10-21 | 1999-07-27 | Applied Materials, Inc. | Method and apparatus for priority based scheduling of wafer processing within a multiple chamber semiconductor wafer processing tool |
US5968587A (en) * | 1996-11-13 | 1999-10-19 | Applied Materials, Inc. | Systems and methods for controlling the temperature of a vapor deposition apparatus |
US6207005B1 (en) * | 1997-07-29 | 2001-03-27 | Silicon Genesis Corporation | Cluster tool apparatus using plasma immersion ion implantation |
US5882498A (en) * | 1997-10-16 | 1999-03-16 | Advanced Micro Devices, Inc. | Method for reducing oxidation of electroplating chamber contacts and improving uniform electroplating of a substrate |
US6122566A (en) * | 1998-03-03 | 2000-09-19 | Applied Materials Inc. | Method and apparatus for sequencing wafers in a multiple chamber, semiconductor wafer processing system |
US6017820A (en) * | 1998-07-17 | 2000-01-25 | Cutek Research, Inc. | Integrated vacuum and plating cluster system |
US6267853B1 (en) * | 1999-07-09 | 2001-07-31 | Applied Materials, Inc. | Electro-chemical deposition system |
US20060033678A1 (en) * | 2004-01-26 | 2006-02-16 | Applied Materials, Inc. | Integrated electroless deposition system |
Also Published As
Publication number | Publication date |
---|---|
US6730598B1 (en) | 2004-05-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7172497B2 (en) | Fabrication of semiconductor interconnect structures | |
US7208404B2 (en) | Method to reduce Rs pattern dependence effect | |
US6753251B2 (en) | Method for filling recessed micro-structures with metallization in the production of a microelectronic device | |
US6319831B1 (en) | Gap filling by two-step plating | |
US7550046B2 (en) | Vapor deposition system using benzotriazole (BTA) and isopropyl alcohol for protecting copper interconnects | |
EP1091024A1 (en) | Method and device for plating substrate | |
US20020074233A1 (en) | Method and apparatus for low temperature annealing of metallization micro-structures in the production of a microelectronic device | |
US6100181A (en) | Low dielectric constant coating of conductive material in a damascene process for semiconductors | |
US7314827B2 (en) | Method of manufacturing semiconductor device | |
US6150271A (en) | Differential temperature control in chemical mechanical polishing processes | |
KR101427015B1 (en) | Vias and conductive routing layers in semiconductor substrates | |
JP2000208443A (en) | Method and apparatus for manufacturing electronic device | |
EP1069213A2 (en) | Optimal anneal technology for micro-voiding control and self-annealing management of electroplated copper | |
US6489240B1 (en) | Method for forming copper interconnects | |
US20040253809A1 (en) | Forming a semiconductor structure using a combination of planarizing methods and electropolishing | |
KR20040030147A (en) | Forming a semiconductor structure using a combination of planarizing methods and electropolishing | |
US6350678B1 (en) | Chemical-mechanical polishing of semiconductors | |
KR20000058029A (en) | Polishing method and polishing solution | |
US6730598B1 (en) | Integration of annealing capability into metal deposition or CMP tool | |
US6994776B2 (en) | Method and apparatus for low temperature annealing of metallization micro-structure in the production of a microelectronic device | |
JP2001044156A (en) | Manufacture of semiconductor device and chemical polishing apparatus | |
CN101074485B (en) | Method of manufacturing electronic component | |
US20100120242A1 (en) | Method to prevent localized electrical open cu leads in vlsi cu interconnects | |
US6812069B2 (en) | Method for improving semiconductor process wafer CMP uniformity while avoiding fracture | |
KR102599825B1 (en) | Planarization process and device for TSV structures |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |