US20040238889A1 - Process for making a silicon-on-insulator ledge and structures achieved thereby - Google Patents
Process for making a silicon-on-insulator ledge and structures achieved thereby Download PDFInfo
- Publication number
- US20040238889A1 US20040238889A1 US10/880,896 US88089604A US2004238889A1 US 20040238889 A1 US20040238889 A1 US 20040238889A1 US 88089604 A US88089604 A US 88089604A US 2004238889 A1 US2004238889 A1 US 2004238889A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- recess
- lateral cavity
- disposed
- chip package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title abstract description 91
- 230000008569 process Effects 0.000 title abstract description 88
- 239000012212 insulator Substances 0.000 title abstract description 6
- 239000000758 substrate Substances 0.000 claims abstract description 125
- 238000002513 implantation Methods 0.000 claims abstract description 94
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 20
- 229920005591 polysilicon Polymers 0.000 claims description 20
- 238000003860 storage Methods 0.000 claims description 19
- 230000036961 partial effect Effects 0.000 abstract description 7
- 238000005530 etching Methods 0.000 abstract description 5
- 239000000463 material Substances 0.000 description 74
- 150000004767 nitrides Chemical class 0.000 description 66
- 230000003647 oxidation Effects 0.000 description 49
- 238000007254 oxidation reaction Methods 0.000 description 49
- 239000011241 protective layer Substances 0.000 description 33
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 32
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 30
- 229910052710 silicon Inorganic materials 0.000 description 30
- 239000010703 silicon Substances 0.000 description 30
- 239000010410 layer Substances 0.000 description 28
- 239000004065 semiconductor Substances 0.000 description 16
- 125000006850 spacer group Chemical group 0.000 description 13
- 238000000151 deposition Methods 0.000 description 9
- 230000008021 deposition Effects 0.000 description 8
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 7
- 238000002955 isolation Methods 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000011800 void material Substances 0.000 description 6
- 235000012431 wafers Nutrition 0.000 description 6
- 238000013500 data storage Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000001681 protective effect Effects 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 238000004891 communication Methods 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 230000004043 responsiveness Effects 0.000 description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical group CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000005137 deposition process Methods 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 230000000670 limiting effect Effects 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000000354 decomposition reaction Methods 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 229910021480 group 4 element Inorganic materials 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 238000004886 process control Methods 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 208000032750 Device leakage Diseases 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000003042 antagnostic effect Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000002146 bilateral effect Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000011049 filling Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000000348 solid-phase epitaxy Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
- H01L21/76235—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76281—Lateral isolation by selective oxidation of silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76289—Lateral isolation by air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7846—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the lateral device isolation region, e.g. STI
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/312—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with a bit line higher than the capacitor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
Definitions
- An embodiment relates to semiconductor processing.
- One embodiment in particular relates to a process for making a silicon-on-insulator ledge structure that includes a partially isolated active area in a semiconductive substrate.
- One embodiment is directed to a process of forming a partially isolated structure of sufficient size to permit the fabrication of an active device thereon.
- the process includes forming an etch-selective region in the semiconductive workpiece that restricts the effects of an isotropic etch.
- the etch-selective region is created by implantation that causes the semiconductive material to become amorphous.
- Protective material such as a polysilicon layer and a nitride layer, is deposited over a pad oxide layer to protect the pad oxide layer.
- An active area is defined by patterning a mask.
- the protective material, the pad oxide layer, and finally the substrate are etched to form a trench around the active area.
- a protective film that is typically nitride material, is formed upon exposed silicon.
- the substrate is etched to deepen the trench around what will become the active area to a level below the protective layer.
- the etch-selective implantation region is either then formed or exposed by the previous etch.
- An isotropic etch follows that acts to substantially insulate the active area by its undercutting effect.
- the implantation region is annealed to repair the crystal lattice of the substrate. Thereafter, an alternative oxidation process is done to further isolate the active area from adjacent active areas or other structures. Oxide spacers are formed on the sides of the active area, and the remainder of the trench is filled to form a shallow trench isolation (STI) structure.
- STI shallow trench isolation
- An embodiment is also directed to a partially isolated structure of sufficient size to permit the fabrication of an active device thereon.
- the partially isolated structure is comprised of a portion of the a substrate that has an undercut lateral cavity that is shaped in a manner which defines the active area of the partially isolated structure.
- the process and structure of various embodiments enable active devices to be packed into ultra-dense configurations using currently available fabrication equipment. Because the diode junctions of active devices are formed in areas of the substrate that are at least partially isolated from the remainder of the substrate, the diode junctions may be fabricated to be less leaky.
- FIG. 1 is a cross section of a structure during processing according to an embodiment.
- FIG. 2 is a cross section of the structure depicted in FIG. 1 after further processing.
- FIG. 3 is a cross section of the structure depicted in FIG. 2 after further processing in which a nitride film has been grown on exposed silicon.
- FIG. 4 is a cross section of the structure depicted in FIG. 3 after further processing.
- FIG. 5 is a cross section of the structure depicted in FIG. 4 after further processing in which a lateral recess has been etched.
- FIG. 6 is a cross section of the structure depicted in FIG. 5 after further processing.
- FIG. 7 is a cross section of the structure depicted in FIG. 6 after further processing in which oxidation and oxide fill processes have been done.
- FIG. 8 is a cross section of the structure depicted in FIG. 6 after alternative further processing in which minimal oxidation or no oxidation, and oxide fill processes have been done.
- FIG. 9 is a cross section of the structure depicted in FIG. 6 after alternative further processing in which minimal oxidation or no oxidation, and oxide fill processes have been done.
- FIG. 10 is a cross section that includes the structure depicted in FIG. 9 after further processing.
- FIG. 11 is a cross section that includes a portion of the structure depicted in FIG. 10 after further processing.
- FIG. 12 is a cross section of a structure during processing according to an embodiment.
- FIG. 13 is a cross section of the structure depicted in FIG. 12 after an anisotropic etch.
- FIG. 14 is a cross section of the structure depicted in FIG. 13 after further processing in which a nitride film has been grown on exposed silicon.
- FIG. 15 is a cross section of the structure depicted in FIG. 14 after further processing.
- FIG. 16 is a cross section of the structure depicted in FIG. 15 after further processing in which a lateral recess has been etched.
- FIG. 17 is a cross section of the structure depicted in FIG. 16 after an anneal process.
- FIG. 18 is a cross section of a structure during processing according to an embodiment.
- FIG. 19 is a cross section of the structure depicted in FIG. 18 after an anisotropic etch.
- FIG. 20 is a cross section of the structure depicted in FIG. 19 after further processing in which a nitride film has been grown on exposed silicon.
- FIG. 21 is a cross section of the structure depicted in FIG. 20 after further processing.
- FIG. 22 is a cross section of the structure depicted in FIG. 21 after further processing in which a lateral recess has been etched.
- FIG. 23 is a cross section of the structure depicted in FIG. 22 after an anneal process.
- FIG. 24 is a top view of a wafer or substrate containing semiconductor dies in accordance with an embodiment.
- FIG. 25 is a block diagram of a circuit module in accordance with an embodiment.
- FIG. 26 is a block diagram of a memory module in accordance with an embodiment.
- FIG. 27 is a block diagram of an electronic system in accordance with another embodiment the present invention.
- FIG. 28 is a block diagram of a memory system in accordance with an embodiment.
- FIG. 29 is a block diagram of a computer system in accordance with an embodiment.
- a substrate 10 which includes a semiconductive material.
- wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure relating to embodiments of the invention.
- substrate is understood to include semiconductor wafers.
- substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art.
- conductor is understood to include semiconductors, and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors.
- the substrate 10 has a pad oxide layer 12 deposited thereon.
- the term deposited is used broadly to mean layers which are not only deposited in the traditional sense, but layers of material which are grown or in any other manner caused to be formed.
- a protective layer 14 is deposited on top of the pad oxide layer 12 to act as a buffer during subsequent etch steps and other processing.
- the protective layer 14 is polysilicon.
- the protective layer 14 is a nitride material.
- the protective layer 14 is a polysilicon layer that is covered with a nitride material. The specific combination is selected depending upon process integration choices.
- a mask 16 is formed and patterned upon the protective layer 14 .
- the mask 16 is a photoresist material that is spun on, exposed, cured, and patterned.
- the mask 16 is a hard mask material such as a nitride or oxide. The area protected by the mask 16 defines what will become an active area in a partial silicon-on-insulator (SOI) structure.
- SOI silicon-on-insulator
- FIG. 2 illustrates an embodiment after an etch process that has exposed the regions unprotected by the mask 16 .
- the protective layer 14 and the pad oxide layer 12 have also been patterned, and a recess 18 has been formed with a recess first bottom 20 and a recess first wall 22 .
- FIG. 3 illustrates the structure depicted in FIG. 2 after further processing in which the mask 16 has been removed and a nitride film 24 has been grown onto the exposed semiconductive material of the substrate 10 .
- the exposed semiconductive material of the substrate 10 is exposed silicon.
- the nitride film 24 is depicted as covering the recess first bottom 20 and the recess first wall 22 .
- the nitride film 24 may be grown by known processes under conditions that deposit only upon semiconductive material such as exposed silicon. One such process is remote-plasma nitridation (RPN).
- RPN remote-plasma nitridation
- RPN rapid thermal nitridation
- an oxide film may be formed, either by remote-plasma oxidation (RPO) or by rapid thermal oxidation (RTO).
- RPO remote-plasma oxidation
- RTO rapid thermal oxidation
- a combination of an oxide and a nitride is formed according to an embodiment as set forth herein. In one embodiment, the placement of the oxide precedes the placement of the nitride, or visa versa.
- an oxynitride film is formed in the place of the nitride film 24 according to an alternative embodiment. The process is carried out by either a remote plasma process or a rapid thermal process.
- the film 24 is referred to a the nitride film 24 .
- FIG. 4 illustrates processing of the substrate 10 in which an etch has formed a recess second bottom 26 below the level of the recess first bottom 20 .
- the recess first bottom 20 now appears as a substrate ledge structure. Because of the presence of the nitride film 24 , the recess first wall 22 is protected, and a recess second wall 28 has been formed that is approximately coplanar with the lateral extremity of the nitride film 24 .
- an anisotropic etch such as a reactive ion etch, is used such that the nitride film 24 is left standing upon the ledge of what is left of the recess first bottom 20 .
- the remnant of the nitride film 24 has a height in a range from about 0.1 microns to about 0.15 microns. In this dimension, the distance from the remnant of the recess first bottom 20 to the recess second bottom 26 is in a range from about 0.1 microns to about 0.3 microns.
- the remnant of the nitride film 24 has a height, H, in a range from about 0.07 microns to about 0.12 microns. In this dimension, the distance from the remnant of the recess first bottom 20 to the recess second bottom 26 is in a range from about 0.08 microns to about 0.2 microns.
- a deep implantation region 30 is formed.
- the deep implantation region 30 is made of materials that are substantially identical to the bulk semiconductive material in the substrate 10 .
- Implantation is carried out at an energy level that achieves self-interstitial implantation, and that causes the implantation region 30 to become amorphous enough to have an etch responsiveness that is different from the bulk semiconductive material in the substrate 10 .
- implantation conditions use a silicon source that is implanted to a monocrystalline-to-self interstitial ratio of about 3:1.
- silicon source it is meant that silicon or another Group IV element is used, or a combination such as silicon and germanium.
- the implanted concentration is from about 1E14 atoms/cm 2 to about 5E15 atoms/cm 2 at process conditions of ambient temperature (20 C to about 30 C) and an implantation energy from about 20 KeV to about 30 KeV.
- a silicon source that is substantially equivalent to the silicon chemistry of the bulk of the semiconductive substrate 10 , is implanted to a concentration of about 1E15 atoms/cm 2 and process conditions are about 25 C and an implantation energy of about 25 KeV.
- an etch recipe is used in subsequent processing that is selective to the amorphous material of the implantation region 30 and to the nitride film 24 , but the etch recipe removes bulk semiconductive material in the substrate 10 .
- the etch recipe is a wet tetramethyl ammonium hydroxide (TMAH) etch as is known in the art.
- the wet etch uses a potassium hydroxide (KOH) etch chemistry that is known in the art.
- KOH potassium hydroxide
- the TMAH etch chemistry is desirable because it is selective such that it etches the bulk silicon of the substrate 10 , but does not substantially etch the nitride film 24 or the implantation region 30 .
- the selectivity is in a range from about 5:1 to about 20:1. In another embodiment, the selectivity is about 10:1.
- the isotropic etch may also be combined with an anisotropic etch, either before or after the isotropic etch. By using both an isotropic and an anisotropic etch, both the downward etching and the undercutting of the nitride film 24 may be varied to suit particular applications.
- FIG. 5 illustrates the results of a TMAH etch that has formed a lateral cavity 34 that has undercut what will become the active area 32 .
- the active area 32 has been mostly isolated from the bulk semiconductive material in the substrate 10 , at the level of the ledge that is formed at the recess first bottom 20 .
- a distinctive contour may appear therein.
- the TMAH etch has an effect along crystallographic planes such that a faceted contour may appear within the lateral cavity 34 .
- faceted surfaces 36 , 38 , 40 , and 42 are illustrated on one side. However, these are depicted in arbitrary shape, angle and size for illustrative purposes, and the specific shapes, angles, and sizes of the faceted surfaces will depend upon the crystallographic orientation of the bulk semiconductive material in the substrate 10 and upon the specific etch recipe and conditions, among other factors.
- a photomicrographic view of the lateral cavity 34 depicts substended crystallographic planes of bulk semiconductive material in the substrate 10 that have been exposed by the TMAH etch.
- the implantation region 30 is treated to form an annealed implantation region 44 as illustrated in FIG. 6.
- the annealed implantation region 44 has been returned to substantially the same semiconductive quality as the bulk semiconductive material in the substrate 10 by substantially repairing the monocrystalline lattice in what was the deep implantation region 30 (FIG. 5).
- the conditions for annealing are known in the art, and depend upon the depth of the deep implantation region 30 , the available thermal budget of the process, and other factors.
- FIG. 7 illustrates further processing according to an embodiment.
- the exposed surface of the active area 32 and the bulk semiconductive material of the substrate 10 is oxidized.
- Known thermal oxidation techniques are used.
- the oxidation 46 consumes silicon downward into the substrate 10 , sideways into the faceted surfaces 36 , 38 , 40 , and 42 (FIG. 6), and upward into the bottom of the active area 32 .
- the oxidation 46 is depicted as following the previously exposed contours of the recess second bottom 26 and the faceted surfaces 36 , 38 , 40 , and 42 within the lateral cavity 34 , but the exact shape depicted is for illustrative purposes and will vary, depending upon specific process conditions.
- the oxidation process which may be referred to as a minifield oxidation, is precisely controlled to regulate the amount of substrate material that is consumed.
- the residue of the nitride film (FIG. 6) is removed after forming the oxidation 46 .
- the original dimension of the recess first wall 22 (FIG. 7) is substantially retained.
- the dimensions are about 0.1 microns from the recess first wall 22 to the lateral border 48 of the substrate stem 50 that remains.
- the dimensions are about 0.07 microns (not pictured) from the recess first wall 22 to the lateral border 48 of the silicon stem 50 that remains to this stage of processing.
- the protective layer 14 has remained while the nitride film 24 has been removed. This embodiment occurs where the protective layer 14 is chemically different from the nitride film 24 , such as a polysilicon protective layer 14 . In another embodiment, where the protective layer 14 is a nitride material, it is removed with the nitride film 24 after the minifield oxidation.
- the amount of the substrate 10 that is consumed sideways in the lateral cavity 34 is approximately 0.1 micron on each side of the active area 32 , beginning at the recess first wall 22 and ending at the lateral border 48 of the stem 50 . That oxidation process leaves the stem 50 that partially isolates the substrate portion that will become the active area 32 that is formed above a ledge, at the recess first bottom 20 , in relation to the bulk of the substrate 10 .
- the stem 50 is on the order of 0.05 microns by 0.05 microns. Oxidation time will depend upon the area of the partially isolated structure of the active area 32 and the other parameters.
- oxidation parameters include a processing temperature from about 850 C to about 1,100 C.
- the ambient is with wet or dry oxygen (O 2 ), and atmospheric pressure or higher.
- a temperature of about 850 C and a wet oxygen ambient is applied at about 1 atmosphere and for a sufficient time to allow about 0.1 micron horizontal oxidation under the active area 32 , and about 0.1 micron vertical oxidation upwardly into the active area 32 .
- High pressure may be used to reduce the time required for oxidation and to reduce the amount of oxide that forms behind the nitride film 24 (FIG. 5).
- High pressure includes atmospheric pressure, up to about 2 atmospheres and higher.
- an oxide spacer 52 is formed by a blanket oxide deposition, such as by the decomposition of tetraethyl ortho silicate (TEOS), followed by a spacer etch as illustrated in FIG. 7.
- TEOS tetraethyl ortho silicate
- FIG. 8 illustrates another embodiment, wherein the oxidation process is carried out under minimal conditions.
- the minimal oxidation relates to a lowered workpiece stress in the lateral cavity 34 .
- An oxidation 46 is formed that leaves the lateral cavity 34 mostly void.
- the oxidation 46 consumes silicon downward into the substrate 10 , sideways into the faceted surfaces 36 , 38 , 40 , and 42 (FIG. 6), and upward into bottom of the active area 32 .
- the dimensions are about 0.03 microns growth of oxidation 46 within the lateral cavity 34 to the lateral border 48 of the substrate stem 50 that remains.
- the dimensions are about 0.01 microns (not pictured) within the lateral cavity 34 to the lateral border 48 of the silicon stem 50 that remains to this stage of processing.
- the protective layer 14 has remained while the nitride film 24 has been removed. This embodiment occurs where the protective layer 14 is chemically different from the nitride film 24 , such as a polysilicon protective layer 14 . In another embodiment, where the protective layer 14 is a nitride material, it is removed with the nitride film.
- the amount of the substrate 10 that is consumed sideways by the isotropic etch is approximately 0.07 micron on each side of the active area 32 . That oxidation process leaves the stem 50 that connects the substrate that will become the active area 32 to the bulk of the substrate 10 .
- the stem 50 is on the order of about 0.05 microns by 0.05 microns.
- Oxidation time will depend upon the area of the partially isolated structure that forms the active area 32 and the other parameters.
- oxidation parameters include a processing temperature from about 850 C to about 1,100 C.
- the ambient is with wet or dry oxygen (O 2 ), atmospheric pressure or higher.
- a temperature of about 850 C and a wet oxygen ambient is applied for a sufficient time to allow about 0.03 micron horizontal oxidation under the active area 32 , and about 0.01 micron vertical oxidation upwardly into the active area 32 .
- High pressure may be used to reduce the time required for oxidation and to reduce the amount of oxide that forms behind the nitride film 24 (FIG. 5).
- High pressure is defined as a pressure above ambient including a range from about 1 atmosphere to about 2 atmospheres, and higher.
- an oxide spacer 52 is formed by a blanket oxide deposition, such as by the decomposition of TEOS, followed by a spacer etch as illustrated in FIG. 8.
- the oxide spacer 52 is formed under low-pressure chemical vapor deposition (CVD) conditions that cause the lateral cavity 34 to remain partially void.
- CVD chemical vapor deposition
- an oxide spacer 52 is blanket deposited by physical vapor deposition (PVD) under conditions that also cause the lateral cavity 34 to remain partially or totally void, followed by a spacer etch.
- PVD physical vapor deposition
- substantially no minifield oxidation is carried out before the blanket deposition and spacer etch of the oxide spacer 52 .
- the lateral cavity 34 retains its faceted surfaces 36 , 38 , 40 , and 42 (depicted in FIG. 6).
- a thin native oxide film 46 represented herein by the oxidation 46 in FIG.
- This native oxide film 46 in some embodiments is substantially monatomic, or a few atomic layers thick in a range from about 2 Angstrom to about 8 Angstrom.
- FIG. 9 illustrates an embodiment that relates to an oxidation that has a thickness intermediate to the previous two embodiments.
- a process is carried out that partially fills the lateral cavity 34 with oxide material.
- the extent of fill into the lateral cavity 34 of the oxidation 46 is more than the extent of fill for the embodiment depicted in FIG. 8, and less than the extent of fill for the embodiment depicted in FIG. 7.
- Dimensions achieved by this embodiment are intermediate to the dimensions that are achieved in the embodiment depicted in FIGS. 8 and 7.
- the amount of the substrate 10 that is consumed sideways, for example, is approximately 0.06 micron on each side of the stem 50 . That oxidation process leaves the stem 50 that connects the substrate that will become the active area 32 to the bulk of the substrate 10 .
- the stem 50 is on the order of 0.05 microns by 0.05 microns.
- the thickness of the stem 50 is set forth herein as about 0.05 micron for each given embodiment depicted in FIGS. 7, 8 and 9 . This thickness is controllable by the extent of the lateral etch that forms the lateral cavity 34 , in concert with the degree of growth of the oxidation 46 . It can be appreciated that other thicknesses of the stem 50 can be achieved, by controlling these parameters. Table 1 illustrates various geometries based upon lateral etches for a 0.25 micron lithography. The first three embodiments are depicted in FIGS. 7, 9, and 8 , respectively. The fourth embodiment is an example of a native oxide oxidation 46 , wherein after fabrication, the facets 36 , 38 , 40 , and 42 (FIG.
- Table 2 illustrates various geometries based upon varied lateral etches for a 0.15 micron geometry.
- 0.15 Micron Process Geometries Void Depth, Example micron Oxide 46, micron Stem 50, micron 1 0 0.06 .03 2 .02 .04 .03 3 .04 .02 .03 4 .0595 .0005 .03 5 0 .055 .04 6 .015 .04 .04 7 .025 .03 .04 8 0 .05 .05 9 .02 .03 .05 10 .03 .02 .05 11 .0495 .0005 .05
- FIG. 10 depicts structures constructed with the undercut that formed the lateral cavity 34 .
- a larger portion of the substrate 10 is illustrated so that adjacent partially isolated structures of active areas 32 may be seen.
- the partially isolated active areas 32 are separated by the recess 18 that, in this embodiment, acts as a shallow trench isolation (STI) trench.
- the recess 18 is filled with a material such as oxide by a known process such as a high-density plasma (HDP) technique.
- HDP high-density plasma
- the substrate 10 is blanket HDP deposited with an oxide fill 54 deposition which blankets the substrate 10 and which fills the recess 18 . Thereafter, the oxide fill 54 is etched back by a process that stops on the protective layer 14 if it is present as a polysilicon material. Where the protective layer 14 is present as a polysilicon material, overetching of the oxide fill 54 may occur. The etching back process is carried out according to process needs, such as by chemical-mechanical polishing (CMP), mechanical polishing (MP), chemical etchback, and others.
- CMP chemical-mechanical polishing
- MP mechanical polishing
- chemical etchback and others.
- an oxide fill 54 is a doped or undoped material that shows a distinctive etch responsiveness in comparison to the pad oxide layer 12 , such that the pad oxide layer 12 acts as the etch stop.
- the material filling the recess 18 is etched or planarized so that the top surface 56 of the oxide fill 54 is approximately even with the top surface of the pad oxide layer 12 .
- the protective layer 14 is present such as a polysilicon material
- the remnants of the protective layer 14 is stripped in a manner so as not to damage the remnants of the pad oxide layer 12 .
- the remnant of the pad oxide layer 12 is used as a gate oxide for the fabrication of active devices above the active area 32 .
- Total isolation between devices on the active areas 32 can be as much as 0.65 microns (0.2 microns of the oxide fill 54 , plus 0.25 microns of the active are 32, plus 0.2 microns of the oxide fill 54 ) for a given 0.25-micron lithography.
- the field oxide regions are comprised of both thermal oxide and deposited oxide so that the advantages of each type of oxide can be gained.
- FIG. 10 The structure depicted in FIG. 10 is also depicted in FIG. 11 as a storage device, wherein two dynamic random access (DRAM) memory cells are formed thereon.
- Active devices in the form of a digit line junction 58 and storage node junctions 60 and 62 are formed in the partially isolated active area 32 .
- a word line 64 overlays the active area 32 .
- the storage node junctions 60 and 62 are in electrical contact with respective capacitors 66 and 68 through polysilicon plugs 70 .
- the digit line junction 58 is in electrical contact with a polysilicon plug 72 .
- the polysilicon plug 72 is a contact that touches the active area 32 .
- the polysilicon plug 72 is in further contact with a digit line 74 through a metal plug 76 .
- a substrate 10 carrying a partially isolated active area 32 provides a vehicle for the fabrication of a storage device such as a DRAM cell, or virtually any type of logic circuit that employs a MOSFET.
- FIG. 11 illustrates one type of device which might be fabricated upon the workpiece of the substrate 10 and with the use of the partially isolated active area 32
- those of ordinary skill in the art will recognize the advantages of fabricating other types of devices according to various embodiments and their equivalents.
- active devices formed in the partially isolated active area 32 will be substantially isolated from the bulk of the substrate 10 .
- FIG. 12 illustrates another process embodiment in which a deep implantation region is first implanted into the substrate.
- the substrate 110 has a deep implantation region 130 that has been blanket implanted to a depth that is qualitatively equivalent to the location of the deep implantation region 30 depicted in FIG. 4.
- the deep implantation region 130 is made of materials that are identical to the bulk semiconductive material in the substrate 110 .
- a deep implantation region 30 is formed.
- the deep implantation region 30 is made of materials that are substantially identical to the bulk semiconductive material in the substrate 10 .
- Implantation is carried out at an energy level that achieves self-interstitial implantation, and that causes the implantation region 30 to become amorphous enough to have an etch responsiveness that is different from the bulk semiconductive material in the substrate 10 .
- implantation conditions use a silicon source that is implanted to a monocrystalline-to-self interstitial ratio of about 3:1.
- silicon source it is meant that silicon or another Group IV element is used, or a combination such as silicon and germanium.
- the implanted concentration is from about 5E14 atoms/cm 2 to about 5E15 atoms/cm 2 at process conditions of ambient temperature (20 C to about 30 C) and an implantation energy from about 20 KeV to about 30 KeV.
- a silicon source that is substantially equivalent to the silicon chemistry of the bulk of the semiconductive substrate 10 , is implanted to a concentration of about 25E14 atoms/cm 2 and process conditions are about 25 C and an implantation energy of about 25 KeV.
- the vertical implantation profile is controlled to be narrow with respect to the specific process geometry. In one embodiment, the vertical implantation profile has a height of about 0.05 microns when measured upwardly, beginning at the level that will make up the recess second bottom 126 (see FIG. 15).
- a pad oxide layer 112 is also deposited on the substrate 110 , as well as a protective layer 114 on top of the pad oxide layer 112 to act as a buffer during subsequent etch steps and other processing.
- the protective layer 114 is polysilicon.
- the protective layer 114 is a nitride material.
- the protective layer 114 is a polysilicon layer that is covered with a nitride material. The specific combination is selected depending upon process integration choices.
- a mask 116 is formed and patterned upon the protective layer 114 .
- the mask 116 is a photoresist material or a hard mask material such as a nitride or oxide according to embodiments set forth herein.
- the area protected by the mask 116 defines what will become a partially isolated active area in a partial SOI structure.
- FIG. 13 illustrates an embodiment after an etch process that has exposed the regions unprotected by the mask 116 .
- the protective layer 114 and the pad oxide layer 112 have also been patterned, and a recess 118 has been formed with a recess first bottom 120 and a recess first wall 122 .
- FIG. 14 illustrates the structure depicted in FIG. 13 after further processing in which the mask 116 has been removed and a nitride film 124 has been grown onto the exposed semiconductive material of the substrate 110 .
- the exposed semiconductive material of the substrate 110 is exposed silicon.
- the nitride film 124 is depicted as covering the recess first bottom 120 and the recess first wall 122 .
- the nitride film 124 may be grown by known process under conditions that deposit only upon semiconductive material such as exposed silicon as set forth herein for the embodiments depicted in FIG. 3 such as RPN, RTN, RPO, and RTO.
- FIG. 15 illustrates processing of the substrate 110 in which an etch has formed a recess second wall 128 and a recess second bottom 126 below the level of the recess first bottom 120 . Because of the presence of the nitride film 124 , the recess first wall 122 is protected, and the recess second wall 128 has been formed that is approximately coplanar with the lateral extremity of the nitride film 124 . In one embodiment, an anisotropic etch, such as a reactive ion etch, is used such that the nitride film 124 is left standing upon what is left of the recess first bottom 120 .
- an anisotropic etch such as a reactive ion etch
- the remnant of the nitride film 124 has a height, H, in a range from about 0.1 micron to about 0.15 microns. In this dimension, the distance from the remnant of the recess first bottom 120 to the recess second bottom 126 is in a range from about 0.1 micron to about 0.3 microns.
- the deep implantation region 130 is exposed.
- the deep implantation region 130 acts as an etch stop.
- an anisotropic etch is carried out that has an etch recipe selective to the deep implantation region 130 .
- external process control is used to stop the etch at the level of the deep implantation region 130 .
- an isotropic etch recipe is used in subsequent processing that is selective to the amorphous material of the deep implantation region 130 , but the etch recipe removes bulk semiconductive material in the substrate 110 .
- the etch recipe is a wet TMAH etch as set forth herein for other embodiments.
- the wet etch uses a KOH etch chemistry as set forth herein for other embodiments.
- the isotropic etch may also be combined with an anisotropic etch, either before or after the isotropic etch. By using both an isotropic and an anisotropic etch, both the downward etching and the undercutting of the nitride film 124 may be varied to suit particular applications.
- FIG. 16 illustrates the results of a TMAH etch that has formed a lateral cavity 134 that has undercut the active area 132 .
- the active area 132 has been mostly separated from the bulk semiconductive material in the substrate 110 and substantially no etching through the deep implantation region 130 has occurred.
- a distinctive contour may appear therein.
- the TMAH etch has an effect along crystallographic planes such that a faceted contour may appear within the lateral cavity 134 .
- faceted surfaces 136 , 138 , 140 , and 142 are illustrated. However, these are depicted in arbitrary shape, angle and size for illustrative purposes, and the specific shapes, angles, and sizes of the faceted surfaces will depend upon the crystallographic orientation of the bulk semiconductive material in the substrate 110 and the specific etch conditions.
- a photomicrographic view of the lateral cavity 134 will depict substended crystallographic planes of bulk semiconductive material in the substrate 110 that have been exposed by the TMAH etch.
- the deep implantation region 130 is treated to form an annealed deep implantation region 144 as illustrated in FIG. 17. Particularly at free surfaces, the annealed deep implantation region 144 has been return to substantially the same semiconductive quality as the bulk semiconductive material in the substrate 110 by repairing at least some of the monocrystalline lattice in what was the deep implantation region 130 (FIG. 16). Further processing, including oxidation, oxide spacer formation, STI oxide fill processing, planarization, and device construction, among other processes are carried out as set forth in embodiments in this disclosure.
- FIG. 18 illustrates another embodiment in which two implantation regions are first implanted into the substrate.
- the substrate 210 has a deep implantation region 230 that has been first blanket implanted to a qualitative depth that is equivalent to the location of the deep implantation region 30 depicted in FIG. 4, or the deep implantation region 130 depicted in FIG. 14.
- a shallow implantation region 278 is second blanket implanted into the substrate 210 .
- the shallow implantation region 278 is implanted to a qualitative depth that is equivalent to the location of the recess first bottom 20 depicted in FIG. 4, or the recess first bottom 120 depicted in FIG. 14.
- the deep implantation region 230 and the shallow implantation region 278 are implanted with materials that are substantially identical to the bulk semiconductive material in the substrate 210 .
- Implantation is carried out at an energy level that achieves self-interstitial implantation, and that causes the implantation regions 230 and 278 to become amorphous enough to have an etch responsiveness that is different from the bulk semiconductive material in the substrate 210 .
- the achievement of the implantation regions 230 and 278 is done according to processing conditions known in the art, and as set forth herein.
- the implantation profiles are controlled to be narrow with respect to the specific process geometry. In one embodiment, the implantation profiles each have a height of about 0.05 microns.
- a pad oxide layer 212 is also deposited on the substrate 210 , as well as a protective layer 214 on top of the pad oxide layer 212 to act as a buffer during subsequent etch steps and other processing.
- the protective layer 214 is polysilicon.
- the protective layer 214 is a nitride material.
- the protective layer 214 is a polysilicon layer that is covered with a nitride material. The specific combination is selected depending upon process integration choices.
- a mask 216 is formed and patterned upon the protective layer 214 .
- the mask 216 is either a photoresist material or a hard-mask material such as a nitride or oxide.
- the area protected by the mask 116 defines what will become a partially isolated active area in a partial SOI structure.
- FIG. 19 illustrates an embodiment after an etch process that has exposed the regions unprotected by the mask 216 .
- the protective layer 214 and the pad oxide layer 212 have also been patterned, and a recess 218 has been formed with a recess first bottom 220 and a recess first wall 222 . It is noted that the first etch has also stopped at or below the level of the shallow implantation region 278 .
- FIG. 20 illustrates the structure depicted in FIG. 19 after further processing in which the mask 216 has been removed and a nitride film 224 has been grown onto the exposed semiconductive material of the substrate 210 .
- the exposed semiconductive material of the substrate 210 is exposed silicon.
- the nitride film 224 is depicted as covering the recess first bottom 220 and the recess first wall 222 .
- the nitride film 224 may be grown by known process under conditions that deposit only upon semiconductive material such as exposed silicon as set forth herein for the embodiments depicted in FIG. 3 and FIG. 14.
- the nitride film 224 may be grown by known process under conditions that deposit only upon semiconductive material such as exposed silicon as set forth herein for the embodiments depicted in FIG. 3 such as RPN, RTN, RPO, and RTO.
- FIG. 21 illustrates processing of the substrate 210 in which an etch has formed a recess second wall 228 and a recess second bottom 226 below the level of the recess first bottom 220 . Because of the presence of the nitride film 224 , the recess first wall 222 is protected, and the recess second wall 228 has been formed that is approximately coplanar with the lateral extremity of the nitride film 224 . In one embodiment, an anisotropic etch, such as a reactive ion etch, is used such that the nitride film 224 is left standing upon what is left of the recess first bottom 220 .
- an anisotropic etch such as a reactive ion etch
- the remnant of the nitride film 224 has a height, H, in a range from about 0.1 microns to about 0.15 microns. In this dimension, the distance from the remnant of the recess first bottom 220 to the recess second bottom 226 is in a range from about 0.1 microns to about 0.3 microns.
- the deep implantation region 230 acts as an etch stop. In one example, an anisotropic etch is carried out that has an etch recipe selective to the deep implantation region 230 .
- FIG. 22 illustrates further processing according to an embodiment.
- an isotropic etch recipe is used in subsequent processing that is selective to the amorphous material of the shallow implantation region 278 and the deep implantation region 230 .
- the etch recipe removes bulk semiconductive material in the substrate 110 that lies between the shallow implantation region 278 and the deep implantation region 230 .
- the formation of a lateral cavity 234 is restricted by the presence of the shallow implantation region 278 above, and the deep implantation region 230 below.
- the height 280 of the lateral cavity 234 is controllable, subject to process restrictions such as the depths of the respective the shallow- and deep implantation regions 278 and 230 and their spacing apart one from the other.
- the height 280 is in a range from about 0.01 microns to about 0.1 microns. In another embodiment, the height 280 is about 0.02 microns. This embodiment is useful wherein a voided lateral cavity 234 will have a dielectric constant essentially that of air because any oxidation or subsequent fill of the recess 218 may not penetrate into the lateral cavity 234 .
- the etch recipe for forming the lateral cavity 234 is a wet TMAH etch as set forth herein for other embodiments.
- the wet etch uses a KOH etch chemistry as set forth herein for other embodiments.
- the isotropic etch may also be combined with an anisotropic etch, either before or after the isotropic etch.
- FIG. 22 illustrates the results of a TMAH etch that has formed the lateral cavity 234 that has undercut the active area 232 .
- the active area 232 has been mostly separated from the bulk semiconductive material in the substrate 210 .
- a distinctive contour may appear therein.
- the TMAH etch has an effect along crystallographic planes such that a faceted contour may appear within the lateral cavity 234 as discussed for embodiments depicted in FIGS. 5 and 16.
- the specific shapes, angles, and sizes of the faceted surfaces will depend upon the crystallographic orientation of the bulk semiconductive material in the substrate 210 .
- a photomicrographic view of the lateral cavity 234 will depict substended crystallographic planes of bulk semiconductive material in the substrate 210 that have been exposed by the TMAH etch.
- the implantation regions 278 and 230 are treated by a process such as solid-phase epitaxy to form annealed implantation regions 282 and 244 , respectively, as illustrated in FIG. 23. Particularly at the free surfaces, the annealed implantation regions 282 and 244 have been returned to substantially the same semiconductive quality as the bulk semiconductive material in the substrate 110 by repairing the monocrystalline lattice in what was the implantation region 278 and 230 (FIG. 22). In one embodiment, although some portions of the implantation regions 278 and 230 (FIG.
- the depth 224 of the active area 232 may be controlled such that the amorphous portions, if any, that remain will be significantly far from the final channel and junctions of the active area 232 such that they are operative.
- Further processing including minifield oxidation, oxide spacer formation, STI oxide fill processing, planarization, and device construction, among other processes are carried out as set forth in embodiments in this disclosure.
- the minifield oxidation consumes significant remaining implantation regions 282 and 244 .
- the deep implantation region 30 may be first formed after the first etch by implanting through the recess first bottom 20 to what will become the level of the recess second bottom 26 .
- the deep implantation region 30 may be formed in a reactive ion etch (RIE) chamber that also carries out the second etch, and the conditions can proceed after the first etch and growth of the nitride film 24 by an ion implantation to form the deep implantation region 30 through the first bottom, and a second etch that stops on the deep implantation region 30 .
- RIE reactive ion etch
- a chip package may contain a partially isolated structure such as an active area set forth in this disclosure.
- an array of active areas is included such as a line of sense amplifiers that use the active areas, or a 2-dimensional array of storage devices such as a DRAM array.
- the partially isolated structure is part of an electrical device that includes the semiconductor substrate in a chip package and the chip package is part of a memory module or part of a chipset.
- the memory module is part of a dynamic random access memory module that is inserted into a host such as a motherboard or a digital computer.
- preferred systems may be made that include the partially isolated structure.
- a chip package may contain a substrate such as one set forth in this disclosure.
- the partially isolated structure is part of an electrical device that includes the semiconductor substrate in a chip package and the chip package is part of a memory module or part of a chipset.
- the memory module is part of a dynamic random access memory module that is inserted into a host such as a motherboard or a digital computer.
- the partially isolated structure is part of an electronic system.
- the partially isolated structure is fabricated with a floating gate.
- the partially isolated structure is fabricated with a floating gate that is part of a flash memory device that in turn is part of a chipset such as a basic input-output system (BIOS) for an electrical device.
- BIOS basic input-output system
- a semiconductor die 2410 may be produced from a silicon wafer 2400 that may contain the partially isolated active area structures 32 , 132 , and 232 respectively, such as are depicted in FIGS. 7, 8, and 9 .
- a die 2410 is an individual pattern, typically rectangular, on a substrate such as substrate 10 , substrate 110 , and substrate 210 , that contains circuitry to perform a specific function.
- a semiconductor wafer 2400 will typically contain a repeated pattern of such dies 2410 containing the same functionality. Die 2410 may further contain additional circuitry to extend to such complex devices as a monolithic processor with multiple functionality.
- Die 2410 is typically packaged in a protective casing (not shown) with leads extending therefrom (not shown) providing access to the circuitry of the die 2410 for unilateral or bilateral communication and control.
- die 2410 is incased in a host such as a chip package (not shown) such as a chip-scale package (CSP).
- a chip package not shown
- CSP chip-scale package
- circuit module 2500 may be a combination of dies 2410 representing a variety of functions, or a combination of dies 2410 containing the same functionality.
- Some examples of a circuit module 2500 include memory modules, device drivers, power modules, communication modems, processor modules and application-specific modules and may include multi-layer, multi-chip modules.
- Circuit module 2500 may be a sub-component of a variety of electronic systems, such as a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft, a hand-held, and others. Circuit module 2500 will have a communication and control. In another embodiment, circuit module 2500 has a storage device such as is depicted in FIG. 11.
- FIG. 26 shows one embodiment of a circuit module as memory module 2600 containing a structure for the inventive partially isolated structure such as are depicted in FIGS. 7, 8, and 9 , or the storage device as is depicted in FIG. 11.
- Memory module 2600 is a host for that generally depicts a Single In-line Memory Module (SIMM) or Dual In-line Memory Module (DIMM).
- SIMM or DIMM may generally be a printed circuit board (PCB) or other support containing a series of memory devices. While a SIMM will have a single in-line set of contacts or leads, a DIMM will have a set of leads on each side of the support with each set representing separate I/O signals.
- PCB printed circuit board
- Memory module 2600 contains multiple memory devices 2610 contained on support 2615 , the number depending upon the desired bus width and the desire for parity. Memory module 2600 may contain memory devices 2610 on both sides of support 2615 . Memory module 2600 accepts a command signal from an external controller (not shown) on a command link 2620 and provides for data input and data output on data links 2630 . The command link 2620 and data links 2630 are connected to leads 2640 extending from the support 2615 . Leads 2640 are shown for conceptual purposes and are not limited to the positions shown in FIG. 26.
- FIG. 27 shows another host type such as an electronic system 2700 containing one or more circuit modules 2500 as described above containing at least one of the inventive partially isolated structures or data storage devices.
- Electronic system 2700 generally contains a user interface 2710 .
- User interface 2710 provides a user of the electronic system 2700 with some form of control or observation of the results of the electronic system 2700 .
- Some examples of user interface 2710 include the keyboard, pointing device, monitor and printer of a personal computer; the tuning dial, display and speakers of a radio; the ignition switch of gas pedal of an automobile; and the card reader, keypad, display and currency dispenser of an automated teller machine.
- User interface 2710 may further describe access ports provided to electronic system 2700 .
- Access ports are used to connect an electronic system to the more tangible user interface components previously exemplified.
- One or more of the circuit modules 2500 may be a processor providing some form of manipulation, control or direction of inputs from or outputs to user interface 2710 , or of other information either preprogrammed into, or otherwise provided to, electronic system 2700 .
- electronic system 2700 will often contain certain mechanical components (not shown) in addition to the circuit modules 2500 and user interface 2710 . It will be appreciated that the one or more circuit modules 2500 in electronic system 2700 can be replaced by a single integrated circuit.
- electronic system 2700 may be a sub-component of a larger electronic system.
- FIG. 28 shows one embodiment of an electrical device at a system level.
- the electronic system depicted in FIG. 28 is a memory system 2800 .
- Memory system 2800 acts as a higher-level host that contains one or more memory modules 2600 as described above including at least one of the partially isolated structure or the data storage device such as set forth herein in accordance with the present invention and a memory controller 2810 that may also include circuitry for the inventive partially isolated structure or the data storage device.
- Memory controller 2810 provides and controls a bidirectional interface between memory system 2800 and an external system bus 2820 .
- Memory system 2800 accepts a command signal from the external system bus 2820 and relays it to the one or more memory modules 2600 on a command link 2830 .
- Memory system 2800 provides for data input and data output between the one or more memory modules 2600 and external system bus 2820 on data links 2840 .
- FIG. 29 shows a further embodiment of an electronic system as a computer system 2900 .
- Computer system 2900 contains a processor 2910 and a memory system 2800 housed in a computer unit 2915 .
- Computer system 2900 is but one example of an electronic system containing another electronic system, i.e. memory system 2600 , as a sub-component.
- the computer system 2900 may contain an input/output (I/O) circuit 2920 that is coupled to the processor 2910 and the memory system 2600 .
- Computer system 2900 optionally contains user interface components that are coupled to the I/O circuit 2920 .
- a plurality partially isolated structures or data storage devices may each be coupled to one of a plurality of I/O pads or pins 2930 of the I/O circuit 2920 .
- the I/O circuit 2920 may then be coupled a monitor 2940 , a printer 2950 , a bulk storage device 2960 , a keyboard 2970 and a pointing device 2980 .
- other components are often associated with computer system 9400 such as modems, device driver cards, additional storage devices, etc.
- the processor 2910 , memory system 2600 , I/O circuit 2920 and partially isolated structures or data storage devices of computer system 2900 can be incorporated on a single integrated circuit. Such single package processing units reduce the communication time between the processor 2910 and the memory system 2900 .
- Embodiments of the present invention relate to processes that facilitate the partial isolation of the active area and varying degrees of oxidation if present in the lateral cavity.
- the partial isolation is carried out by an etch that is selective to an deep implantation region.
- the deep implantation region has been temporarily made amorphous, and a silicon ledge forms above the amorphous material.
- the process solves the problem of achieving an etch differential quality at the bottom of a trench that was carried out by other methods such as an extra deposition.
- the process also results in various degrees of partial isolation, depending upon the extent of a minifield oxidation operation, if it is present. Where there is a native oxide film in the lateral recess, a faceted surface remains as a result of the specific etch conditions.
- a structure is also achieved that includes a faceted lateral cavity in one embodiment.
- the faceted lateral cavity acts to partially isolate the active area from the bulk of the substrate.
Abstract
A process of making a partial silicon-on-insulator ledge is disclosed. A deep implantation region is created in a substrate. During a lateral cavity etch, the deep implantation region resists etching. The lateral cavity etch acts to partially isolate an active area above the deep implantation region. The deep implantation region is formed at various process stages according to embodiments. An active device is also disclosed that is achieved by the process. A system is also disclosed that uses the active device.
Description
- This application is a Continuation of U.S. application Ser. No. 10/118,569, filed Apr. 8, 2002, which is incorporated herein by reference.
- An embodiment relates to semiconductor processing. One embodiment in particular relates to a process for making a silicon-on-insulator ledge structure that includes a partially isolated active area in a semiconductive substrate.
- Semiconductor processing is an intensive activity during which several processes are integrated to achieve a working device. Miniaturization is the process of crowding more semiconductive devices onto a smaller substrate area in order to achieve better device speed, lower energy usage, and better device portability, among others. New processing methods must often be developed to enable miniaturization to be realized. Preferably, the processing methods needed to fabricate such devices are developed in a manner that existing processing equipment can be used.
- The pressure to continue the miniaturization process also leads to new semiconductor device structures. As individual active devices become smaller and are fabricated closer together, leakage and second order effects become more significant. In the field of metal oxide semiconductor field-effect transistors (MOSFET), device leakage and miniaturization appear to be antagonistic challenges. Often, oxidation is carried out for the purpose of isolation, but oxidation often imparts stresses in the workpieces that lead to device failure. Deposition processes, although necessary, are time-consuming and costly. Further, deposition processes require masking and careful application. Further, deposition processes are preferentially applied when an integrated process can take advantage of a given deposition simultaneously in unrelated areas of a device.
- The above mentioned problems and challenges are overcome by embodiments of this invention. One embodiment is directed to a process of forming a partially isolated structure of sufficient size to permit the fabrication of an active device thereon. The process includes forming an etch-selective region in the semiconductive workpiece that restricts the effects of an isotropic etch. The etch-selective region is created by implantation that causes the semiconductive material to become amorphous.
- Protective material, such as a polysilicon layer and a nitride layer, is deposited over a pad oxide layer to protect the pad oxide layer. An active area is defined by patterning a mask. The protective material, the pad oxide layer, and finally the substrate are etched to form a trench around the active area. A protective film that is typically nitride material, is formed upon exposed silicon. The substrate is etched to deepen the trench around what will become the active area to a level below the protective layer. The etch-selective implantation region is either then formed or exposed by the previous etch. An isotropic etch follows that acts to substantially insulate the active area by its undercutting effect. The implantation region is annealed to repair the crystal lattice of the substrate. Thereafter, an alternative oxidation process is done to further isolate the active area from adjacent active areas or other structures. Oxide spacers are formed on the sides of the active area, and the remainder of the trench is filled to form a shallow trench isolation (STI) structure.
- An embodiment is also directed to a partially isolated structure of sufficient size to permit the fabrication of an active device thereon. The partially isolated structure is comprised of a portion of the a substrate that has an undercut lateral cavity that is shaped in a manner which defines the active area of the partially isolated structure.
- The process and structure of various embodiments enable active devices to be packed into ultra-dense configurations using currently available fabrication equipment. Because the diode junctions of active devices are formed in areas of the substrate that are at least partially isolated from the remainder of the substrate, the diode junctions may be fabricated to be less leaky.
- In order that the manner in which embodiments of the present invention are obtained, a more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention that are not necessarily drawn to scale and are not therefore to be considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:
- FIG. 1 is a cross section of a structure during processing according to an embodiment.
- FIG. 2 is a cross section of the structure depicted in FIG. 1 after further processing.
- FIG. 3 is a cross section of the structure depicted in FIG. 2 after further processing in which a nitride film has been grown on exposed silicon.
- FIG. 4 is a cross section of the structure depicted in FIG. 3 after further processing.
- FIG. 5 is a cross section of the structure depicted in FIG. 4 after further processing in which a lateral recess has been etched.
- FIG. 6 is a cross section of the structure depicted in FIG. 5 after further processing.
- FIG. 7 is a cross section of the structure depicted in FIG. 6 after further processing in which oxidation and oxide fill processes have been done.
- FIG. 8 is a cross section of the structure depicted in FIG. 6 after alternative further processing in which minimal oxidation or no oxidation, and oxide fill processes have been done.
- FIG. 9 is a cross section of the structure depicted in FIG. 6 after alternative further processing in which minimal oxidation or no oxidation, and oxide fill processes have been done.
- FIG. 10 is a cross section that includes the structure depicted in FIG. 9 after further processing.
- FIG. 11 is a cross section that includes a portion of the structure depicted in FIG. 10 after further processing.
- FIG. 12 is a cross section of a structure during processing according to an embodiment.
- FIG. 13 is a cross section of the structure depicted in FIG. 12 after an anisotropic etch.
- FIG. 14 is a cross section of the structure depicted in FIG. 13 after further processing in which a nitride film has been grown on exposed silicon.
- FIG. 15 is a cross section of the structure depicted in FIG. 14 after further processing.
- FIG. 16 is a cross section of the structure depicted in FIG. 15 after further processing in which a lateral recess has been etched.
- FIG. 17 is a cross section of the structure depicted in FIG. 16 after an anneal process.
- FIG. 18 is a cross section of a structure during processing according to an embodiment.
- FIG. 19 is a cross section of the structure depicted in FIG. 18 after an anisotropic etch.
- FIG. 20 is a cross section of the structure depicted in FIG. 19 after further processing in which a nitride film has been grown on exposed silicon.
- FIG. 21 is a cross section of the structure depicted in FIG. 20 after further processing.
- FIG. 22 is a cross section of the structure depicted in FIG. 21 after further processing in which a lateral recess has been etched.
- FIG. 23 is a cross section of the structure depicted in FIG. 22 after an anneal process.
- FIG. 24 is a top view of a wafer or substrate containing semiconductor dies in accordance with an embodiment.
- FIG. 25 is a block diagram of a circuit module in accordance with an embodiment.
- FIG. 26 is a block diagram of a memory module in accordance with an embodiment.
- FIG. 27 is a block diagram of an electronic system in accordance with another embodiment the present invention.
- FIG. 28 is a block diagram of a memory system in accordance with an embodiment.
- FIG. 29 is a block diagram of a computer system in accordance with an embodiment.
- In one embodiment as depicted in FIG. 1, a
substrate 10 is provided which includes a semiconductive material. The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure relating to embodiments of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors. - The
substrate 10 has apad oxide layer 12 deposited thereon. As used herein, the term deposited is used broadly to mean layers which are not only deposited in the traditional sense, but layers of material which are grown or in any other manner caused to be formed. Aprotective layer 14 is deposited on top of thepad oxide layer 12 to act as a buffer during subsequent etch steps and other processing. In one embodiment, theprotective layer 14 is polysilicon. In one embodiment, theprotective layer 14 is a nitride material. In another embodiment, theprotective layer 14 is a polysilicon layer that is covered with a nitride material. The specific combination is selected depending upon process integration choices. - A
mask 16 is formed and patterned upon theprotective layer 14. In one embodiment, themask 16 is a photoresist material that is spun on, exposed, cured, and patterned. In another embodiment, themask 16 is a hard mask material such as a nitride or oxide. The area protected by themask 16 defines what will become an active area in a partial silicon-on-insulator (SOI) structure. - FIG. 2 illustrates an embodiment after an etch process that has exposed the regions unprotected by the
mask 16. In the etch process, theprotective layer 14 and thepad oxide layer 12 have also been patterned, and arecess 18 has been formed with a recess first bottom 20 and a recessfirst wall 22. - FIG. 3 illustrates the structure depicted in FIG. 2 after further processing in which the
mask 16 has been removed and anitride film 24 has been grown onto the exposed semiconductive material of thesubstrate 10. In one embodiment, the exposed semiconductive material of thesubstrate 10 is exposed silicon. Thenitride film 24 is depicted as covering the recess first bottom 20 and the recessfirst wall 22. Thenitride film 24 may be grown by known processes under conditions that deposit only upon semiconductive material such as exposed silicon. One such process is remote-plasma nitridation (RPN). In RPN, a nitride-bearing plasma is struck, remote fromsubstrate 10, but within the deposition tool, and the nitride-bearing plasma is carried by convective force toward thesubstrate 10. In one embodiment, an RPN process is carried out in a time range from about 10 seconds to about 10 minutes. In another embodiment, an RPN process is carried out in a time range from about 1 minute to about 3 minutes. Another process that may be used to form thenitride film 24 is rapid thermal nitridation (RTN). Such processing is also known in the art. - Alternative to the formation of a
nitride film 24, an oxide film may be formed, either by remote-plasma oxidation (RPO) or by rapid thermal oxidation (RTO). Similarly, a combination of an oxide and a nitride is formed according to an embodiment as set forth herein. In one embodiment, the placement of the oxide precedes the placement of the nitride, or visa versa. Similarly, an oxynitride film is formed in the place of thenitride film 24 according to an alternative embodiment. The process is carried out by either a remote plasma process or a rapid thermal process. Although not limiting the embodiments disclosed, for convenience throughout the remainder of the disclosure, thefilm 24 is referred to a thenitride film 24. - FIG. 4 illustrates processing of the
substrate 10 in which an etch has formed a recess second bottom 26 below the level of the recess first bottom 20. The recess first bottom 20 now appears as a substrate ledge structure. Because of the presence of thenitride film 24, the recessfirst wall 22 is protected, and a recesssecond wall 28 has been formed that is approximately coplanar with the lateral extremity of thenitride film 24. In one embodiment, an anisotropic etch, such as a reactive ion etch, is used such that thenitride film 24 is left standing upon the ledge of what is left of the recess first bottom 20. - For a 0.25-micron critical-dimension (CD or minimum feature) process, the remnant of the
nitride film 24 has a height in a range from about 0.1 microns to about 0.15 microns. In this dimension, the distance from the remnant of the recess first bottom 20 to the recess second bottom 26 is in a range from about 0.1 microns to about 0.3 microns. Alternatively, for a 0.15-micron critical-dimension (CD or minimum feature) process, the remnant of thenitride film 24 has a height, H, in a range from about 0.07 microns to about 0.12 microns. In this dimension, the distance from the remnant of the recess first bottom 20 to the recess second bottom 26 is in a range from about 0.08 microns to about 0.2 microns. - At the level of the recess second bottom26, a
deep implantation region 30 is formed. In one embodiment, thedeep implantation region 30 is made of materials that are substantially identical to the bulk semiconductive material in thesubstrate 10. Implantation is carried out at an energy level that achieves self-interstitial implantation, and that causes theimplantation region 30 to become amorphous enough to have an etch responsiveness that is different from the bulk semiconductive material in thesubstrate 10. In one embodiment, implantation conditions use a silicon source that is implanted to a monocrystalline-to-self interstitial ratio of about 3:1. By “silicon source” it is meant that silicon or another Group IV element is used, or a combination such as silicon and germanium. In one embodiment, the implanted concentration is from about 1E14 atoms/cm2 to about 5E15 atoms/cm2 at process conditions of ambient temperature (20 C to about 30 C) and an implantation energy from about 20 KeV to about 30 KeV. In one embodiment, a silicon source that is substantially equivalent to the silicon chemistry of the bulk of thesemiconductive substrate 10, is implanted to a concentration of about 1E15 atoms/cm2 and process conditions are about 25 C and an implantation energy of about 25 KeV. - After the deep implantation, an etch recipe is used in subsequent processing that is selective to the amorphous material of the
implantation region 30 and to thenitride film 24, but the etch recipe removes bulk semiconductive material in thesubstrate 10. In one embodiment, the etch recipe is a wet tetramethyl ammonium hydroxide (TMAH) etch as is known in the art. In another embodiment, the wet etch uses a potassium hydroxide (KOH) etch chemistry that is known in the art. The TMAH etch chemistry is desirable because it is selective such that it etches the bulk silicon of thesubstrate 10, but does not substantially etch thenitride film 24 or theimplantation region 30. In one embodiment, the selectivity is in a range from about 5:1 to about 20:1. In another embodiment, the selectivity is about 10:1. The isotropic etch may also be combined with an anisotropic etch, either before or after the isotropic etch. By using both an isotropic and an anisotropic etch, both the downward etching and the undercutting of thenitride film 24 may be varied to suit particular applications. - Various wet TMAH etch recipes are known that are selective to amorphous silicon and to nitride films (or oxide films, or oxynitride films), and that isotropically etch bulk monocrystalline silicon along crystallographic planes. FIG. 5 illustrates the results of a TMAH etch that has formed a
lateral cavity 34 that has undercut what will become theactive area 32. By this undercutting etch, theactive area 32 has been mostly isolated from the bulk semiconductive material in thesubstrate 10, at the level of the ledge that is formed at the recess first bottom 20. - Under the etch conditions, and due to the scale of the
lateral cavity 34, a distinctive contour may appear therein. The TMAH etch has an effect along crystallographic planes such that a faceted contour may appear within thelateral cavity 34. It can be seen that faceted surfaces 36, 38, 40, and 42 are illustrated on one side. However, these are depicted in arbitrary shape, angle and size for illustrative purposes, and the specific shapes, angles, and sizes of the faceted surfaces will depend upon the crystallographic orientation of the bulk semiconductive material in thesubstrate 10 and upon the specific etch recipe and conditions, among other factors. According to the specific etch conditions, a photomicrographic view of thelateral cavity 34 depicts substended crystallographic planes of bulk semiconductive material in thesubstrate 10 that have been exposed by the TMAH etch. - After formation of the
lateral cavity 34, theimplantation region 30 is treated to form an annealedimplantation region 44 as illustrated in FIG. 6. The annealedimplantation region 44 has been returned to substantially the same semiconductive quality as the bulk semiconductive material in thesubstrate 10 by substantially repairing the monocrystalline lattice in what was the deep implantation region 30 (FIG. 5). The conditions for annealing are known in the art, and depend upon the depth of thedeep implantation region 30, the available thermal budget of the process, and other factors. - FIG. 7 illustrates further processing according to an embodiment. In one embodiment, the exposed surface of the
active area 32 and the bulk semiconductive material of thesubstrate 10 is oxidized. Known thermal oxidation techniques are used. Theoxidation 46 consumes silicon downward into thesubstrate 10, sideways into thefaceted surfaces active area 32. Theoxidation 46 is depicted as following the previously exposed contours of the recess second bottom 26 and thefaceted surfaces lateral cavity 34, but the exact shape depicted is for illustrative purposes and will vary, depending upon specific process conditions. The oxidation process, which may be referred to as a minifield oxidation, is precisely controlled to regulate the amount of substrate material that is consumed. - According to an embodiment, the residue of the nitride film (FIG. 6) is removed after forming the
oxidation 46. Thereby, the original dimension of the recess first wall 22 (FIG. 7) is substantially retained. In one photolithographic process, such as a 0.25-micron process, the dimensions are about 0.1 microns from the recessfirst wall 22 to thelateral border 48 of thesubstrate stem 50 that remains. In another photolithographic process, such as a 0.15-micron process, the dimensions are about 0.07 microns (not pictured) from the recessfirst wall 22 to thelateral border 48 of thesilicon stem 50 that remains to this stage of processing. - It is also depicted in FIG. 7, that the
protective layer 14 has remained while thenitride film 24 has been removed. This embodiment occurs where theprotective layer 14 is chemically different from thenitride film 24, such as a polysiliconprotective layer 14. In another embodiment, where theprotective layer 14 is a nitride material, it is removed with thenitride film 24 after the minifield oxidation. - As mentioned for a given photolithographic process, the amount of the
substrate 10 that is consumed sideways in thelateral cavity 34, for example, is approximately 0.1 micron on each side of theactive area 32, beginning at the recessfirst wall 22 and ending at thelateral border 48 of thestem 50. That oxidation process leaves thestem 50 that partially isolates the substrate portion that will become theactive area 32 that is formed above a ledge, at the recess first bottom 20, in relation to the bulk of thesubstrate 10. In this embodiment, thestem 50 is on the order of 0.05 microns by 0.05 microns. Oxidation time will depend upon the area of the partially isolated structure of theactive area 32 and the other parameters. In one embodiment, oxidation parameters include a processing temperature from about 850 C to about 1,100 C. The ambient is with wet or dry oxygen (O2), and atmospheric pressure or higher. In one example, a temperature of about 850 C and a wet oxygen ambient is applied at about 1 atmosphere and for a sufficient time to allow about 0.1 micron horizontal oxidation under theactive area 32, and about 0.1 micron vertical oxidation upwardly into theactive area 32. High pressure may be used to reduce the time required for oxidation and to reduce the amount of oxide that forms behind the nitride film 24 (FIG. 5). High pressure includes atmospheric pressure, up to about 2 atmospheres and higher. After the thermal oxidation process, anoxide spacer 52 is formed by a blanket oxide deposition, such as by the decomposition of tetraethyl ortho silicate (TEOS), followed by a spacer etch as illustrated in FIG. 7. - FIG. 8 illustrates another embodiment, wherein the oxidation process is carried out under minimal conditions. The minimal oxidation relates to a lowered workpiece stress in the
lateral cavity 34. Anoxidation 46 is formed that leaves thelateral cavity 34 mostly void. Theoxidation 46 consumes silicon downward into thesubstrate 10, sideways into thefaceted surfaces active area 32. In one photolithographic process, such as a 0.25-micron process, the dimensions are about 0.03 microns growth ofoxidation 46 within thelateral cavity 34 to thelateral border 48 of thesubstrate stem 50 that remains. In another photolithographic process, such as a 0.15-micron process, the dimensions are about 0.01 microns (not pictured) within thelateral cavity 34 to thelateral border 48 of thesilicon stem 50 that remains to this stage of processing. - It is also depicted in FIG. 8, that the
protective layer 14 has remained while thenitride film 24 has been removed. This embodiment occurs where theprotective layer 14 is chemically different from thenitride film 24, such as a polysiliconprotective layer 14. In another embodiment, where theprotective layer 14 is a nitride material, it is removed with the nitride film. - As mentioned for one photolithographic process, the amount of the
substrate 10 that is consumed sideways by the isotropic etch, for example, is approximately 0.07 micron on each side of theactive area 32. That oxidation process leaves thestem 50 that connects the substrate that will become theactive area 32 to the bulk of thesubstrate 10. In this embodiment, thestem 50 is on the order of about 0.05 microns by 0.05 microns. Oxidation time will depend upon the area of the partially isolated structure that forms theactive area 32 and the other parameters. In one embodiment, oxidation parameters include a processing temperature from about 850 C to about 1,100 C. The ambient is with wet or dry oxygen (O2), atmospheric pressure or higher. In one example, a temperature of about 850 C and a wet oxygen ambient is applied for a sufficient time to allow about 0.03 micron horizontal oxidation under theactive area 32, and about 0.01 micron vertical oxidation upwardly into theactive area 32. High pressure may be used to reduce the time required for oxidation and to reduce the amount of oxide that forms behind the nitride film 24 (FIG. 5). High pressure is defined as a pressure above ambient including a range from about 1 atmosphere to about 2 atmospheres, and higher. After the thermal oxidation process, anoxide spacer 52 is formed by a blanket oxide deposition, such as by the decomposition of TEOS, followed by a spacer etch as illustrated in FIG. 8. According to this embodiment, theoxide spacer 52 is formed under low-pressure chemical vapor deposition (CVD) conditions that cause thelateral cavity 34 to remain partially void. Although no particular theory of deposition is required, it is the low pressure that may cause longer mean-free paths of depositing oxide spacer material that leaves a partially voidlateral cavity 34. - In another embodiment illustrated in FIG. 8, an
oxide spacer 52 is blanket deposited by physical vapor deposition (PVD) under conditions that also cause thelateral cavity 34 to remain partially or totally void, followed by a spacer etch. In this embodiment, substantially no minifield oxidation is carried out before the blanket deposition and spacer etch of theoxide spacer 52. Thereby, thelateral cavity 34 retains itsfaceted surfaces native oxide film 46, represented herein by theoxidation 46 in FIG. 8, will be present over thefaceted surfaces native oxide film 46 in some embodiments is substantially monatomic, or a few atomic layers thick in a range from about 2 Angstrom to about 8 Angstrom. - FIG. 9 illustrates an embodiment that relates to an oxidation that has a thickness intermediate to the previous two embodiments. In this embodiment, a process is carried out that partially fills the
lateral cavity 34 with oxide material. The extent of fill into thelateral cavity 34 of theoxidation 46 is more than the extent of fill for the embodiment depicted in FIG. 8, and less than the extent of fill for the embodiment depicted in FIG. 7. Dimensions achieved by this embodiment are intermediate to the dimensions that are achieved in the embodiment depicted in FIGS. 8 and 7. In one embodiment, the amount of thesubstrate 10 that is consumed sideways, for example, is approximately 0.06 micron on each side of thestem 50. That oxidation process leaves thestem 50 that connects the substrate that will become theactive area 32 to the bulk of thesubstrate 10. In this embodiment, thestem 50 is on the order of 0.05 microns by 0.05 microns. - The thickness of the
stem 50 is set forth herein as about 0.05 micron for each given embodiment depicted in FIGS. 7, 8 and 9. This thickness is controllable by the extent of the lateral etch that forms thelateral cavity 34, in concert with the degree of growth of theoxidation 46. It can be appreciated that other thicknesses of thestem 50 can be achieved, by controlling these parameters. Table 1 illustrates various geometries based upon lateral etches for a 0.25 micron lithography. The first three embodiments are depicted in FIGS. 7, 9, and 8, respectively. The fourth embodiment is an example of anative oxide oxidation 46, wherein after fabrication, thefacets TABLE 1 0.25 Micron Process Geometries Void Depth, Example micron Oxide 46, micron Stem 50, micron 1 0 0.1 .05 2 .03 .07 .05 3 .07 .03 .05 4 .0995 .0005 .05 5 .035 .06 .06 6 .065 .03 .06 7 .0945 .0005 .06 8 0 .09 .07 9 .03 .06 .07 10 .06 .03 .07 11 .0895 .0005 .07 - Table 2 illustrates various geometries based upon varied lateral etches for a 0.15 micron geometry.
TABLE 2 0.15 Micron Process Geometries Void Depth, Example micron Oxide 46, micron Stem 50, micron 1 0 0.06 .03 2 .02 .04 .03 3 .04 .02 .03 4 .0595 .0005 .03 5 0 .055 .04 6 .015 .04 .04 7 .025 .03 .04 8 0 .05 .05 9 .02 .03 .05 10 .03 .02 .05 11 .0495 .0005 .05 - FIGS. 10 and 11 illustrate further processing according to an embodiment taken from the structure depicted in FIG. 9 by way of non-limiting example. FIG. 10 depicts structures constructed with the undercut that formed the
lateral cavity 34. In FIG. 10, a larger portion of thesubstrate 10 is illustrated so that adjacent partially isolated structures ofactive areas 32 may be seen. The partially isolatedactive areas 32 are separated by therecess 18 that, in this embodiment, acts as a shallow trench isolation (STI) trench. According to an embodiment, therecess 18 is filled with a material such as oxide by a known process such as a high-density plasma (HDP) technique. In one embodiment, thesubstrate 10 is blanket HDP deposited with anoxide fill 54 deposition which blankets thesubstrate 10 and which fills therecess 18. Thereafter, the oxide fill 54 is etched back by a process that stops on theprotective layer 14 if it is present as a polysilicon material. Where theprotective layer 14 is present as a polysilicon material, overetching of the oxide fill 54 may occur. The etching back process is carried out according to process needs, such as by chemical-mechanical polishing (CMP), mechanical polishing (MP), chemical etchback, and others. - Another embodiment occurs where no
protective layer 14 has remained during processing to this extent of the process. For example, where theprotective layer 14 is a nitride material, it is removed simultaneously with the remnant of the nitride film 24 (FIG. 6). According to this embodiment, anoxide fill 54 is a doped or undoped material that shows a distinctive etch responsiveness in comparison to thepad oxide layer 12, such that thepad oxide layer 12 acts as the etch stop. - As depicted in FIG. 10, the material filling the
recess 18 is etched or planarized so that thetop surface 56 of the oxide fill 54 is approximately even with the top surface of thepad oxide layer 12. Where theprotective layer 14 is present such as a polysilicon material, the remnants of theprotective layer 14 is stripped in a manner so as not to damage the remnants of thepad oxide layer 12. In one embodiment, the remnant of thepad oxide layer 12 is used as a gate oxide for the fabrication of active devices above theactive area 32. - Total isolation between devices on the
active areas 32 can be as much as 0.65 microns (0.2 microns of the oxide fill 54, plus 0.25 microns of the active are 32, plus 0.2 microns of the oxide fill 54) for a given 0.25-micron lithography. Furthermore, the field oxide regions are comprised of both thermal oxide and deposited oxide so that the advantages of each type of oxide can be gained. - The structure depicted in FIG. 10 is also depicted in FIG. 11 as a storage device, wherein two dynamic random access (DRAM) memory cells are formed thereon. Active devices in the form of a
digit line junction 58 andstorage node junctions active area 32. Aword line 64 overlays theactive area 32. Thestorage node junctions respective capacitors digit line junction 58 is in electrical contact with apolysilicon plug 72. Thepolysilicon plug 72 is a contact that touches theactive area 32. Thepolysilicon plug 72 is in further contact with adigit line 74 through ametal plug 76. - A
substrate 10 carrying a partially isolatedactive area 32 provides a vehicle for the fabrication of a storage device such as a DRAM cell, or virtually any type of logic circuit that employs a MOSFET. - While the structure depicted in FIG. 11 illustrates one type of device which might be fabricated upon the workpiece of the
substrate 10 and with the use of the partially isolatedactive area 32, those of ordinary skill in the art will recognize the advantages of fabricating other types of devices according to various embodiments and their equivalents. In particular, active devices formed in the partially isolatedactive area 32 will be substantially isolated from the bulk of thesubstrate 10. - FIG. 12 illustrates another process embodiment in which a deep implantation region is first implanted into the substrate. In this embodiment, the
substrate 110 has adeep implantation region 130 that has been blanket implanted to a depth that is qualitatively equivalent to the location of thedeep implantation region 30 depicted in FIG. 4. In one embodiment, thedeep implantation region 130 is made of materials that are identical to the bulk semiconductive material in thesubstrate 110. At the level of the recess second bottom 26, adeep implantation region 30 is formed. In one embodiment, thedeep implantation region 30 is made of materials that are substantially identical to the bulk semiconductive material in thesubstrate 10. Implantation is carried out at an energy level that achieves self-interstitial implantation, and that causes theimplantation region 30 to become amorphous enough to have an etch responsiveness that is different from the bulk semiconductive material in thesubstrate 10. In one embodiment, implantation conditions use a silicon source that is implanted to a monocrystalline-to-self interstitial ratio of about 3:1. By “silicon source” it is meant that silicon or another Group IV element is used, or a combination such as silicon and germanium. In one embodiment, the implanted concentration is from about 5E14 atoms/cm2 to about 5E15 atoms/cm2 at process conditions of ambient temperature (20 C to about 30 C) and an implantation energy from about 20 KeV to about 30 KeV. In one embodiment, a silicon source that is substantially equivalent to the silicon chemistry of the bulk of thesemiconductive substrate 10, is implanted to a concentration of about 25E14 atoms/cm2 and process conditions are about 25 C and an implantation energy of about 25 KeV. The vertical implantation profile is controlled to be narrow with respect to the specific process geometry. In one embodiment, the vertical implantation profile has a height of about 0.05 microns when measured upwardly, beginning at the level that will make up the recess second bottom 126 (see FIG. 15). - A
pad oxide layer 112 is also deposited on thesubstrate 110, as well as aprotective layer 114 on top of thepad oxide layer 112 to act as a buffer during subsequent etch steps and other processing. In one embodiment, theprotective layer 114 is polysilicon. In one embodiment, theprotective layer 114 is a nitride material. In another embodiment, theprotective layer 114 is a polysilicon layer that is covered with a nitride material. The specific combination is selected depending upon process integration choices. - A
mask 116 is formed and patterned upon theprotective layer 114. In one embodiment, themask 116 is a photoresist material or a hard mask material such as a nitride or oxide according to embodiments set forth herein. The area protected by themask 116 defines what will become a partially isolated active area in a partial SOI structure. - FIG. 13 illustrates an embodiment after an etch process that has exposed the regions unprotected by the
mask 116. In the etch process, theprotective layer 114 and thepad oxide layer 112 have also been patterned, and arecess 118 has been formed with a recessfirst bottom 120 and a recessfirst wall 122. - FIG. 14 illustrates the structure depicted in FIG. 13 after further processing in which the
mask 116 has been removed and anitride film 124 has been grown onto the exposed semiconductive material of thesubstrate 110. In one embodiment, the exposed semiconductive material of thesubstrate 110 is exposed silicon. Thenitride film 124 is depicted as covering the recessfirst bottom 120 and the recessfirst wall 122. Thenitride film 124 may be grown by known process under conditions that deposit only upon semiconductive material such as exposed silicon as set forth herein for the embodiments depicted in FIG. 3 such as RPN, RTN, RPO, and RTO. - FIG. 15 illustrates processing of the
substrate 110 in which an etch has formed a recesssecond wall 128 and a recesssecond bottom 126 below the level of the recessfirst bottom 120. Because of the presence of thenitride film 124, the recessfirst wall 122 is protected, and the recesssecond wall 128 has been formed that is approximately coplanar with the lateral extremity of thenitride film 124. In one embodiment, an anisotropic etch, such as a reactive ion etch, is used such that thenitride film 124 is left standing upon what is left of the recessfirst bottom 120. For a 0.25-micron CD process, the remnant of thenitride film 124 has a height, H, in a range from about 0.1 micron to about 0.15 microns. In this dimension, the distance from the remnant of the recessfirst bottom 120 to the recesssecond bottom 126 is in a range from about 0.1 micron to about 0.3 microns. - At the level of the recess
second bottom 126, thedeep implantation region 130 is exposed. According to an embodiment, thedeep implantation region 130 acts as an etch stop. In one example, an anisotropic etch is carried out that has an etch recipe selective to thedeep implantation region 130. - In another embodiment, external process control is used to stop the etch at the level of the
deep implantation region 130. After the etch that either stops on thedeep implantation region 130 by chemical selectivity, or by external process control, an isotropic etch recipe is used in subsequent processing that is selective to the amorphous material of thedeep implantation region 130, but the etch recipe removes bulk semiconductive material in thesubstrate 110. In one embodiment, the etch recipe is a wet TMAH etch as set forth herein for other embodiments. In another embodiment, the wet etch uses a KOH etch chemistry as set forth herein for other embodiments. The isotropic etch may also be combined with an anisotropic etch, either before or after the isotropic etch. By using both an isotropic and an anisotropic etch, both the downward etching and the undercutting of thenitride film 124 may be varied to suit particular applications. - Various wet TMAH etch recipes are known that are selective to amorphous silicon and to nitride films, and that isotropically etch bulk monocrystalline silicon along crystallographic planes. FIG. 16 illustrates the results of a TMAH etch that has formed a
lateral cavity 134 that has undercut theactive area 132. By this undercutting etch, theactive area 132 has been mostly separated from the bulk semiconductive material in thesubstrate 110 and substantially no etching through thedeep implantation region 130 has occurred. - Under the etch conditions, and due to the scale of the
lateral cavity 134, a distinctive contour may appear therein. The TMAH etch has an effect along crystallographic planes such that a faceted contour may appear within thelateral cavity 134. It can be seen thatfaceted surfaces substrate 110 and the specific etch conditions. According to the specific etch conditions, a photomicrographic view of thelateral cavity 134 will depict substended crystallographic planes of bulk semiconductive material in thesubstrate 110 that have been exposed by the TMAH etch. - After formation of the
lateral cavity 134, thedeep implantation region 130 is treated to form an annealeddeep implantation region 144 as illustrated in FIG. 17. Particularly at free surfaces, the annealeddeep implantation region 144 has been return to substantially the same semiconductive quality as the bulk semiconductive material in thesubstrate 110 by repairing at least some of the monocrystalline lattice in what was the deep implantation region 130 (FIG. 16). Further processing, including oxidation, oxide spacer formation, STI oxide fill processing, planarization, and device construction, among other processes are carried out as set forth in embodiments in this disclosure. - FIG. 18 illustrates another embodiment in which two implantation regions are first implanted into the substrate. In one embodiment, the
substrate 210 has adeep implantation region 230 that has been first blanket implanted to a qualitative depth that is equivalent to the location of thedeep implantation region 30 depicted in FIG. 4, or thedeep implantation region 130 depicted in FIG. 14. Ashallow implantation region 278 is second blanket implanted into thesubstrate 210. Theshallow implantation region 278 is implanted to a qualitative depth that is equivalent to the location of the recess first bottom 20 depicted in FIG. 4, or the recessfirst bottom 120 depicted in FIG. 14. As in other embodiments set forth herein, thedeep implantation region 230 and theshallow implantation region 278 are implanted with materials that are substantially identical to the bulk semiconductive material in thesubstrate 210. Implantation is carried out at an energy level that achieves self-interstitial implantation, and that causes theimplantation regions substrate 210. The achievement of theimplantation regions - A
pad oxide layer 212 is also deposited on thesubstrate 210, as well as aprotective layer 214 on top of thepad oxide layer 212 to act as a buffer during subsequent etch steps and other processing. In one embodiment, theprotective layer 214 is polysilicon. In one embodiment, theprotective layer 214 is a nitride material. In another embodiment, theprotective layer 214 is a polysilicon layer that is covered with a nitride material. The specific combination is selected depending upon process integration choices. - A
mask 216 is formed and patterned upon theprotective layer 214. As set forth herein for other embodiments, themask 216 is either a photoresist material or a hard-mask material such as a nitride or oxide. The area protected by themask 116 defines what will become a partially isolated active area in a partial SOI structure. - FIG. 19 illustrates an embodiment after an etch process that has exposed the regions unprotected by the
mask 216. In the etch process, theprotective layer 214 and thepad oxide layer 212 have also been patterned, and arecess 218 has been formed with a recessfirst bottom 220 and a recessfirst wall 222. It is noted that the first etch has also stopped at or below the level of theshallow implantation region 278. - FIG. 20 illustrates the structure depicted in FIG. 19 after further processing in which the
mask 216 has been removed and anitride film 224 has been grown onto the exposed semiconductive material of thesubstrate 210. In one embodiment, the exposed semiconductive material of thesubstrate 210 is exposed silicon. Thenitride film 224 is depicted as covering the recessfirst bottom 220 and the recessfirst wall 222. Thenitride film 224 may be grown by known process under conditions that deposit only upon semiconductive material such as exposed silicon as set forth herein for the embodiments depicted in FIG. 3 and FIG. 14. Thenitride film 224 may be grown by known process under conditions that deposit only upon semiconductive material such as exposed silicon as set forth herein for the embodiments depicted in FIG. 3 such as RPN, RTN, RPO, and RTO. - FIG. 21 illustrates processing of the
substrate 210 in which an etch has formed a recesssecond wall 228 and a recesssecond bottom 226 below the level of the recessfirst bottom 220. Because of the presence of thenitride film 224, the recessfirst wall 222 is protected, and the recesssecond wall 228 has been formed that is approximately coplanar with the lateral extremity of thenitride film 224. In one embodiment, an anisotropic etch, such as a reactive ion etch, is used such that thenitride film 224 is left standing upon what is left of the recessfirst bottom 220. For a 0.25-micron CD process, the remnant of thenitride film 224 has a height, H, in a range from about 0.1 microns to about 0.15 microns. In this dimension, the distance from the remnant of the recessfirst bottom 220 to the recesssecond bottom 226 is in a range from about 0.1 microns to about 0.3 microns. According to an embodiment, thedeep implantation region 230 acts as an etch stop. In one example, an anisotropic etch is carried out that has an etch recipe selective to thedeep implantation region 230. - FIG. 22 illustrates further processing according to an embodiment. After the etch that either stops on the
deep implantation region 230 by chemical selectivity, or by external control, an isotropic etch recipe is used in subsequent processing that is selective to the amorphous material of theshallow implantation region 278 and thedeep implantation region 230. The etch recipe removes bulk semiconductive material in thesubstrate 110 that lies between theshallow implantation region 278 and thedeep implantation region 230. In this embodiment, the formation of alateral cavity 234 is restricted by the presence of theshallow implantation region 278 above, and thedeep implantation region 230 below. Accordingly, theheight 280 of thelateral cavity 234 is controllable, subject to process restrictions such as the depths of the respective the shallow- anddeep implantation regions height 280 is in a range from about 0.01 microns to about 0.1 microns. In another embodiment, theheight 280 is about 0.02 microns. This embodiment is useful wherein a voidedlateral cavity 234 will have a dielectric constant essentially that of air because any oxidation or subsequent fill of therecess 218 may not penetrate into thelateral cavity 234. - In one embodiment, the etch recipe for forming the
lateral cavity 234 is a wet TMAH etch as set forth herein for other embodiments. In another embodiment, the wet etch uses a KOH etch chemistry as set forth herein for other embodiments. The isotropic etch may also be combined with an anisotropic etch, either before or after the isotropic etch. - FIG. 22 illustrates the results of a TMAH etch that has formed the
lateral cavity 234 that has undercut theactive area 232. By this undercutting etch, theactive area 232 has been mostly separated from the bulk semiconductive material in thesubstrate 210. - Under the etch conditions, and due to the scale of the
lateral cavity 234, a distinctive contour may appear therein. The TMAH etch has an effect along crystallographic planes such that a faceted contour may appear within thelateral cavity 234 as discussed for embodiments depicted in FIGS. 5 and 16. As set forth for other embodiments, the specific shapes, angles, and sizes of the faceted surfaces will depend upon the crystallographic orientation of the bulk semiconductive material in thesubstrate 210. According to the specific etch conditions, a photomicrographic view of thelateral cavity 234 will depict substended crystallographic planes of bulk semiconductive material in thesubstrate 210 that have been exposed by the TMAH etch. - After formation of the
lateral cavity 234, theimplantation regions implantation regions implantation regions substrate 110 by repairing the monocrystalline lattice in what was theimplantation region 278 and 230 (FIG. 22). In one embodiment, although some portions of theimplantation regions 278 and 230 (FIG. 22) may not totally return to substantially the same semiconductive quality as the bulk semiconductive material in thesubstrate 210 and in theactive area 232, thedepth 224 of the active area 232 (also measured by the height, H, of the nitride film) may be controlled such that the amorphous portions, if any, that remain will be significantly far from the final channel and junctions of theactive area 232 such that they are operative. Further processing, including minifield oxidation, oxide spacer formation, STI oxide fill processing, planarization, and device construction, among other processes are carried out as set forth in embodiments in this disclosure. In one embodiment, the minifield oxidation consumes significant remainingimplantation regions - To one of ordinary skill in the art, it now becomes clear that other processing variations are possible. For example (referring to FIGS. 2 and 4 as a guide), the
deep implantation region 30 may be first formed after the first etch by implanting through the recess first bottom 20 to what will become the level of the recess second bottom 26. In this example, thedeep implantation region 30 may be formed in a reactive ion etch (RIE) chamber that also carries out the second etch, and the conditions can proceed after the first etch and growth of thenitride film 24 by an ion implantation to form thedeep implantation region 30 through the first bottom, and a second etch that stops on thedeep implantation region 30. - The processes and structures that are achieve in the various embodiments are inventively applicable to a variety of devices and apparatuses. Preferred systems may be made by process embodiments, or that include an embodiment or embodiments of the structure. For example, a chip package may contain a partially isolated structure such as an active area set forth in this disclosure. In one embodiment, an array of active areas is included such as a line of sense amplifiers that use the active areas, or a 2-dimensional array of storage devices such as a DRAM array. In another embodiment, the partially isolated structure is part of an electrical device that includes the semiconductor substrate in a chip package and the chip package is part of a memory module or part of a chipset. In another embodiment, the memory module is part of a dynamic random access memory module that is inserted into a host such as a motherboard or a digital computer. In another embodiment, preferred systems may be made that include the partially isolated structure. For example, a chip package may contain a substrate such as one set forth in this disclosure. In another embodiment, the partially isolated structure is part of an electrical device that includes the semiconductor substrate in a chip package and the chip package is part of a memory module or part of a chipset. In another embodiment, the memory module is part of a dynamic random access memory module that is inserted into a host such as a motherboard or a digital computer. In another embodiment, the partially isolated structure is part of an electronic system. In another embodiment, the partially isolated structure is fabricated with a floating gate. In another embodiment, the partially isolated structure is fabricated with a floating gate that is part of a flash memory device that in turn is part of a chipset such as a basic input-output system (BIOS) for an electrical device.
- In another embodiment, preferred systems may be made that include the partially isolated structure. With reference to FIG. 24, a
semiconductor die 2410 may be produced from asilicon wafer 2400 that may contain the partially isolatedactive area structures die 2410 is an individual pattern, typically rectangular, on a substrate such assubstrate 10,substrate 110, andsubstrate 210, that contains circuitry to perform a specific function. Asemiconductor wafer 2400 will typically contain a repeated pattern of such dies 2410 containing the same functionality.Die 2410 may further contain additional circuitry to extend to such complex devices as a monolithic processor with multiple functionality.Die 2410 is typically packaged in a protective casing (not shown) with leads extending therefrom (not shown) providing access to the circuitry of thedie 2410 for unilateral or bilateral communication and control. In one embodiment, die 2410 is incased in a host such as a chip package (not shown) such as a chip-scale package (CSP). - As shown in FIG. 25, two or more dies2410 at least one of which contains at least one partially isolated structure such as is depicted in FIGS. 7, 8, and 9, in accordance with various embodiments may be combined, with or without protective casing, into a host such as a
circuit module 2500 to enhance or extend the functionality of anindividual die 2410.Circuit module 2500 may be a combination of dies 2410 representing a variety of functions, or a combination of dies 2410 containing the same functionality. Some examples of acircuit module 2500 include memory modules, device drivers, power modules, communication modems, processor modules and application-specific modules and may include multi-layer, multi-chip modules.Circuit module 2500 may be a sub-component of a variety of electronic systems, such as a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft, a hand-held, and others.Circuit module 2500 will have a communication and control. In another embodiment,circuit module 2500 has a storage device such as is depicted in FIG. 11. - FIG. 26 shows one embodiment of a circuit module as
memory module 2600 containing a structure for the inventive partially isolated structure such as are depicted in FIGS. 7, 8, and 9, or the storage device as is depicted in FIG. 11.Memory module 2600 is a host for that generally depicts a Single In-line Memory Module (SIMM) or Dual In-line Memory Module (DIMM). A SIMM or DIMM may generally be a printed circuit board (PCB) or other support containing a series of memory devices. While a SIMM will have a single in-line set of contacts or leads, a DIMM will have a set of leads on each side of the support with each set representing separate I/O signals.Memory module 2600 containsmultiple memory devices 2610 contained onsupport 2615, the number depending upon the desired bus width and the desire for parity.Memory module 2600 may containmemory devices 2610 on both sides ofsupport 2615.Memory module 2600 accepts a command signal from an external controller (not shown) on acommand link 2620 and provides for data input and data output on data links 2630. Thecommand link 2620 and data links 2630 are connected toleads 2640 extending from thesupport 2615.Leads 2640 are shown for conceptual purposes and are not limited to the positions shown in FIG. 26. - FIG. 27 shows another host type such as an
electronic system 2700 containing one ormore circuit modules 2500 as described above containing at least one of the inventive partially isolated structures or data storage devices.Electronic system 2700 generally contains auser interface 2710.User interface 2710 provides a user of theelectronic system 2700 with some form of control or observation of the results of theelectronic system 2700. Some examples ofuser interface 2710 include the keyboard, pointing device, monitor and printer of a personal computer; the tuning dial, display and speakers of a radio; the ignition switch of gas pedal of an automobile; and the card reader, keypad, display and currency dispenser of an automated teller machine.User interface 2710 may further describe access ports provided toelectronic system 2700. Access ports are used to connect an electronic system to the more tangible user interface components previously exemplified. One or more of thecircuit modules 2500 may be a processor providing some form of manipulation, control or direction of inputs from or outputs touser interface 2710, or of other information either preprogrammed into, or otherwise provided to,electronic system 2700. As will be apparent from the lists of examples previously given,electronic system 2700 will often contain certain mechanical components (not shown) in addition to thecircuit modules 2500 anduser interface 2710. It will be appreciated that the one ormore circuit modules 2500 inelectronic system 2700 can be replaced by a single integrated circuit. Furthermore,electronic system 2700 may be a sub-component of a larger electronic system. - FIG. 28 shows one embodiment of an electrical device at a system level. The electronic system depicted in FIG. 28 is a
memory system 2800.Memory system 2800 acts as a higher-level host that contains one ormore memory modules 2600 as described above including at least one of the partially isolated structure or the data storage device such as set forth herein in accordance with the present invention and amemory controller 2810 that may also include circuitry for the inventive partially isolated structure or the data storage device.Memory controller 2810 provides and controls a bidirectional interface betweenmemory system 2800 and anexternal system bus 2820.Memory system 2800 accepts a command signal from theexternal system bus 2820 and relays it to the one ormore memory modules 2600 on acommand link 2830.Memory system 2800 provides for data input and data output between the one ormore memory modules 2600 andexternal system bus 2820 ondata links 2840. - FIG. 29 shows a further embodiment of an electronic system as a
computer system 2900.Computer system 2900 contains aprocessor 2910 and amemory system 2800 housed in acomputer unit 2915.Computer system 2900 is but one example of an electronic system containing another electronic system, i.e.memory system 2600, as a sub-component. Thecomputer system 2900 may contain an input/output (I/O)circuit 2920 that is coupled to theprocessor 2910 and thememory system 2600.Computer system 2900 optionally contains user interface components that are coupled to the I/O circuit 2920. In accordance with the present invention a plurality partially isolated structures or data storage devices may each be coupled to one of a plurality of I/O pads orpins 2930 of the I/O circuit 2920. The I/O circuit 2920 may then be coupled amonitor 2940, aprinter 2950, abulk storage device 2960, akeyboard 2970 and apointing device 2980. It will be appreciated that other components are often associated with computer system 9400 such as modems, device driver cards, additional storage devices, etc. It will further be appreciated that theprocessor 2910,memory system 2600, I/O circuit 2920 and partially isolated structures or data storage devices ofcomputer system 2900 can be incorporated on a single integrated circuit. Such single package processing units reduce the communication time between theprocessor 2910 and thememory system 2900. - Thus has been shown a partially isolated active area and a process of fabricating the partially isolated active area that uses at least a deep implantation region to facilitate an etch that forms a lateral cavity. Embodiments of the present invention relate to processes that facilitate the partial isolation of the active area and varying degrees of oxidation if present in the lateral cavity. The partial isolation is carried out by an etch that is selective to an deep implantation region. The deep implantation region has been temporarily made amorphous, and a silicon ledge forms above the amorphous material. The process solves the problem of achieving an etch differential quality at the bottom of a trench that was carried out by other methods such as an extra deposition. The process also results in various degrees of partial isolation, depending upon the extent of a minifield oxidation operation, if it is present. Where there is a native oxide film in the lateral recess, a faceted surface remains as a result of the specific etch conditions.
- A structure is also achieved that includes a faceted lateral cavity in one embodiment. The faceted lateral cavity acts to partially isolate the active area from the bulk of the substrate.
- While the present invention has been described in connection with a preferred embodiment thereof, those of ordinary skill in the art will recognize that many modifications and variations may be employed. For example, the sample dimensions and process parameters disclosed herein may be varied and are disclosed for the purpose of illustration and not limitation. The foregoing disclosure and the following claims are intended to cover all such modifications and variations.
Claims (25)
1. An electrical device comprising:
a semiconductive substrate;
a recess disposed in the substrate, wherein the recess includes a recess wall and a recess bottom;
a lateral cavity disposed below the recess wall and at the recess bottom, wherein the lateral cavity has a depth in a range from about 0.12 microns to about 0.02 microns and wherein the lateral cavity includes a faceted surface that follows crystallographic planes in the semiconductive substrate; and
an active area above the lateral cavity, wherein the active area is partially isolated from the substrate by the lateral cavity.
2. The electrical device according to claim 1 , further including:
a chip package, wherein the substrate is disposed in the chip package.
3. The electrical device according to claim 1 , further including:
a chip package, wherein the substrate is disposed in the chip package; and
a host, wherein the chip package is disposed in the host.
4. The electrical device according to claim 1 , further including:
a chip package, wherein the substrate is disposed in the chip package; and
a host, wherein the chip package is disposed in the host, wherein the host includes a memory module.
5. The electrical device according to claim 1 further including:
a chip package, wherein the substrate is disposed in the chip package; and
a host, wherein the chip package is disposed in the host, wherein the host includes a memory module; and
an electronic system, wherein the memory module is disposed in the electronic system.
6. The electrical device according to claim 1 , further including:
a chip package, wherein the substrate is disposed in the chip package;
a host, wherein the chip package is disposed in the host, wherein the host includes a dynamic random access memory module; and
an electronic system, wherein the dynamic random access memory module is disposed in the electronic system.
7. The electrical device according to claim 1 , further including:
a chip package, wherein the substrate is disposed in the chip package;
a host, wherein the chip package is disposed in the host; and
an electronic system, wherein the host is disposed in the electronic system.
8. A computer system, comprising:
a processor;
a memory system coupled to the processor;
an input/output (I/O) circuit coupled to the processor and the memory system; and
a partially isolated structure disposed in the processor or the memory system, the partially isolated structure including:
a semiconductive substrate;
a recess disposed in the substrate, wherein the recess includes a recess wall and a recess bottom;
a lateral cavity disposed below the recess wall and at the recess bottom, wherein the lateral cavity has a depth in a range from about 0.12 microns to about 0.02 microns and wherein the lateral cavity includes a faceted surface that follows crystallographic planes in the semiconductive substrate; and
an active area above the lateral cavity, wherein the active area is partially isolated from the substrate by the lateral cavity.
9. The computer system according to claim 8 , wherein the processor is disposed in a host selected from a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft, and a hand-held.
10. The computer system according to claim 8 , wherein the memory system is disposed in a host selected from a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft, and a hand-held.
11. A storage device comprising:
a semiconductive substrate;
a recess disposed in the substrate, wherein the recess includes a recess first wall and a recess second bottom;
a lateral cavity disposed below the recess first wall and at the recess second bottom, wherein the lateral cavity includes a faceted surface that follows crystallographic planes in the semiconductive substrate;
an active area above the lateral cavity, wherein the active area is partially isolated from the substrate by the lateral cavity;
a digit line junction and a storage node junction in the partially isolated active area;
a word line, wherein the word line overlays the partially isolated active area;
a polysilicon plug in electrical contact with the partially isolated active area;
a storage node in electrical contact with the polysilicon plug; and
a digit line coupled to the digit line junction.
12. The storage device of claim 11 , wherein the lateral cavity has a depth in a range from about 0.12 microns to about 0.02 microns.
13. The storage device of claim 11 , wherein the storage node junction is part of a plurality of two storage node junctions, wherein the polysilicon plug is part of a plurality of two polysilicon plugs, and wherein the storage node is part of a plurality of two storage nodes.
14. The storage device of claim 11 , further including:
a chip package, wherein the substrate is disposed in the chip package.
15. An article comprising:
a semiconductive substrate;
a recess disposed in the substrate, wherein the recess includes a recess wall and a recess bottom;
a lateral cavity disposed below the recess wall and at the recess bottom, wherein the lateral cavity includes a faceted surface that follows crystallographic planes in the semiconductive substrate;
an active area above the lateral cavity, wherein the active area is partially isolated from the substrate by the lateral cavity; and
a deep implantation region, wherein the deep implantation region extends from the lateral cavity and substantially continuously across and below the active area.
16. The article of claim 15 , wherein the lateral cavity has a depth in a range from about 0.12 microns to about 0.02 microns.
17. The article of claim 15 , wherein the deep implantation region includes an implanted concentration in a range from about 5E14 atoms/cm2 to about 5E15 atoms/cm2.
18. The article of claim 15 , further including:
a chip package, wherein the substrate is disposed in the chip package.
19. An article comprising:
a semiconductive substrate;
a recess disposed in the substrate, wherein the recess includes a recess wall and a recess bottom;
a lateral cavity disposed below the recess wall and at the recess bottom, wherein the lateral cavity includes a faceted surface that follows crystallographic planes in the semiconductive substrate;
an active area above the lateral cavity, wherein the active area is partially isolated from the substrate by the lateral cavity;
a shallow implantation region, wherein the shallow implantation region extends from the recess wall and substantially continuously across and below the active area; and
a deep implantation region, wherein the deep implantation region extends from the lateral cavity and substantially continuously across and below the active area.
20. The article of claim 19 , wherein the lateral cavity has a depth in a range from about 0.12 microns to about 0.02 microns.
21. The article of claim 19 , wherein the deep implantation region includes an implanted concentration in a range from about 5E14 atoms/cm2 to about 5E15 atoms/cm2.
22. The article of claim 19 , further including:
a chip package, wherein the substrate is disposed in the chip package.
23. An electrical device comprising:
a semiconductive substrate;
a recess disposed in the substrate, wherein the recess includes a recess wall and a recess bottom;
a lateral cavity disposed below the recess wall and at the recess bottom, wherein the lateral cavity has a depth in a range from about 0.12 microns to about 0.02 microns and wherein the lateral cavity includes a faceted surface that follows crystallographic planes in the semiconductive substrate; and
an active area above the lateral cavity, wherein the active area is partially isolated from the substrate by the lateral cavity, wherein the lateral cavity defines a portion of a stem which connects the substrate to the active area, and wherein the stem includes a thickness in a range from about 0.05 micron to about 0.07 micron.
24. The electrical device of claim 23 , further including an oxide disposed in the lateral cavity, wherein the oxide includes a thickness in a range from about 0.0005 micron to about 0.1 micron.
25. The electrical device of claim 23 , further including:
a chip package, wherein the substrate is disposed in the chip package.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/880,896 US20040238889A1 (en) | 2002-04-08 | 2004-06-30 | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US11/215,404 US20060006442A1 (en) | 2002-04-08 | 2005-08-30 | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US11/458,967 US7332790B2 (en) | 2002-04-08 | 2006-07-20 | Semiconductor device having an active area partially isolated by a lateral cavity |
US11/458,970 US20060292767A1 (en) | 2002-04-08 | 2006-07-20 | Storage devices formed on partially isolated semiconductor substrate islands |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/118,569 US6784076B2 (en) | 2002-04-08 | 2002-04-08 | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
US10/880,896 US20040238889A1 (en) | 2002-04-08 | 2004-06-30 | Process for making a silicon-on-insulator ledge and structures achieved thereby |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/118,569 Continuation US6784076B2 (en) | 2002-04-08 | 2002-04-08 | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/215,404 Division US20060006442A1 (en) | 2002-04-08 | 2005-08-30 | Process for making a silicon-on-insulator ledge and structures achieved thereby |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040238889A1 true US20040238889A1 (en) | 2004-12-02 |
Family
ID=28674462
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/118,569 Expired - Lifetime US6784076B2 (en) | 2002-04-08 | 2002-04-08 | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
US10/880,896 Abandoned US20040238889A1 (en) | 2002-04-08 | 2004-06-30 | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US11/215,404 Abandoned US20060006442A1 (en) | 2002-04-08 | 2005-08-30 | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US11/458,970 Abandoned US20060292767A1 (en) | 2002-04-08 | 2006-07-20 | Storage devices formed on partially isolated semiconductor substrate islands |
US11/458,967 Expired - Lifetime US7332790B2 (en) | 2002-04-08 | 2006-07-20 | Semiconductor device having an active area partially isolated by a lateral cavity |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/118,569 Expired - Lifetime US6784076B2 (en) | 2002-04-08 | 2002-04-08 | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/215,404 Abandoned US20060006442A1 (en) | 2002-04-08 | 2005-08-30 | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US11/458,970 Abandoned US20060292767A1 (en) | 2002-04-08 | 2006-07-20 | Storage devices formed on partially isolated semiconductor substrate islands |
US11/458,967 Expired - Lifetime US7332790B2 (en) | 2002-04-08 | 2006-07-20 | Semiconductor device having an active area partially isolated by a lateral cavity |
Country Status (1)
Country | Link |
---|---|
US (5) | US6784076B2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060006442A1 (en) * | 2002-04-08 | 2006-01-12 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US20080079053A1 (en) * | 2006-09-29 | 2008-04-03 | Micron Technology, Inc. | Transistor surround gate structure with silicon-on-insulator isolation for memory cells, memory arrays, memory devices and systems and methods of forming same |
US20080116514A1 (en) * | 2006-11-16 | 2008-05-22 | International Business Machines Corporation | Method and structure for reducing floating body effects in mosfet devices |
US7446036B1 (en) | 2007-12-18 | 2008-11-04 | International Business Machines Corporation | Gap free anchored conductor and dielectric structure and method for fabrication thereof |
CN102881656A (en) * | 2011-07-15 | 2013-01-16 | 中芯国际集成电路制造(北京)有限公司 | Semiconductor device and fabrication method thereof |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4277481B2 (en) * | 2002-05-08 | 2009-06-10 | 日本電気株式会社 | Semiconductor substrate manufacturing method and semiconductor device manufacturing method |
US7473947B2 (en) * | 2002-07-12 | 2009-01-06 | Intel Corporation | Process for ultra-thin body SOI devices that incorporate EPI silicon tips and article made thereby |
JP3934507B2 (en) * | 2002-08-08 | 2007-06-20 | 株式会社東芝 | Semiconductor memory device and manufacturing method of semiconductor memory device |
US7456476B2 (en) * | 2003-06-27 | 2008-11-25 | Intel Corporation | Nonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication |
US6909151B2 (en) | 2003-06-27 | 2005-06-21 | Intel Corporation | Nonplanar device with stress incorporation layer and method of fabrication |
JP2005026598A (en) * | 2003-07-01 | 2005-01-27 | Tokyo Electron Ltd | Member for multilayer wiring substrate, its manufacturing method and multilayer wiring substrate |
TWI228226B (en) * | 2003-11-21 | 2005-02-21 | Taiwan Semiconductor Mfg | Dummy pattern layout method for improving film planarization |
US7045407B2 (en) * | 2003-12-30 | 2006-05-16 | Intel Corporation | Amorphous etch stop for the anisotropic etching of substrates |
US7154118B2 (en) | 2004-03-31 | 2006-12-26 | Intel Corporation | Bulk non-planar transistor having strained enhanced mobility and methods of fabrication |
US7157350B2 (en) * | 2004-05-17 | 2007-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming SOI-like structure in a bulk semiconductor substrate using self-organized atomic migration |
KR100618698B1 (en) * | 2004-06-21 | 2006-09-08 | 주식회사 하이닉스반도체 | Semiconductor device and method of manufacturing the same |
US7042009B2 (en) | 2004-06-30 | 2006-05-09 | Intel Corporation | High mobility tri-gate devices and methods of fabrication |
US7060579B2 (en) * | 2004-07-29 | 2006-06-13 | Texas Instruments Incorporated | Increased drive current by isotropic recess etch |
US7348284B2 (en) * | 2004-08-10 | 2008-03-25 | Intel Corporation | Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow |
US7422946B2 (en) | 2004-09-29 | 2008-09-09 | Intel Corporation | Independently accessed double-gate and tri-gate transistors in same process flow |
US20060086977A1 (en) | 2004-10-25 | 2006-04-27 | Uday Shah | Nonplanar device with thinned lower body portion and method of fabrication |
KR100639971B1 (en) * | 2004-12-17 | 2006-11-01 | 한국전자통신연구원 | Ultra thin body SOI MOSFET having recessed source/drain structure and method of fabricating the same |
US7518196B2 (en) | 2005-02-23 | 2009-04-14 | Intel Corporation | Field effect transistor with narrow bandgap source and drain regions and method of fabrication |
US20060202266A1 (en) | 2005-03-14 | 2006-09-14 | Marko Radosavljevic | Field effect transistor with metal source/drain regions |
US7858481B2 (en) | 2005-06-15 | 2010-12-28 | Intel Corporation | Method for fabricating transistor with thinned channel |
US7547637B2 (en) | 2005-06-21 | 2009-06-16 | Intel Corporation | Methods for patterning a semiconductor film |
US7935602B2 (en) * | 2005-06-28 | 2011-05-03 | Micron Technology, Inc. | Semiconductor processing methods |
US7279375B2 (en) | 2005-06-30 | 2007-10-09 | Intel Corporation | Block contact architectures for nanoscale channel transistors |
US20070020876A1 (en) * | 2005-07-19 | 2007-01-25 | Micron Technology, Inc. | Integrated circuitry, dynamic random access memory cells, electronic systems, and semiconductor processing methods |
US7402875B2 (en) | 2005-08-17 | 2008-07-22 | Intel Corporation | Lateral undercut of metal gate in SOI device |
US20070090416A1 (en) | 2005-09-28 | 2007-04-26 | Doyle Brian S | CMOS devices with a single work function gate electrode and method of fabrication |
US7485503B2 (en) | 2005-11-30 | 2009-02-03 | Intel Corporation | Dielectric interface for group III-V semiconductor device |
US7303999B1 (en) * | 2005-12-13 | 2007-12-04 | Lam Research Corporation | Multi-step method for etching strain gate recesses |
KR100764360B1 (en) * | 2006-04-28 | 2007-10-08 | 주식회사 하이닉스반도체 | Semiconductor device and method for fabricating the same |
US7422960B2 (en) * | 2006-05-17 | 2008-09-09 | Micron Technology, Inc. | Method of forming gate arrays on a partial SOI substrate |
US7709341B2 (en) * | 2006-06-02 | 2010-05-04 | Micron Technology, Inc. | Methods of shaping vertical single crystal silicon walls and resulting structures |
US7625776B2 (en) * | 2006-06-02 | 2009-12-01 | Micron Technology, Inc. | Methods of fabricating intermediate semiconductor structures by selectively etching pockets of implanted silicon |
US7628932B2 (en) | 2006-06-02 | 2009-12-08 | Micron Technology, Inc. | Wet etch suitable for creating square cuts in si |
US8143646B2 (en) | 2006-08-02 | 2012-03-27 | Intel Corporation | Stacking fault and twin blocking barrier for integrating III-V on Si |
US7537994B2 (en) * | 2006-08-28 | 2009-05-26 | Micron Technology, Inc. | Methods of forming semiconductor devices, assemblies and constructions |
US7880232B2 (en) | 2006-11-01 | 2011-02-01 | Micron Technology, Inc. | Processes and apparatus having a semiconductor fin |
US20080146034A1 (en) * | 2006-12-13 | 2008-06-19 | Applied Materials, Inc. | Method for recess etching |
US7919800B2 (en) | 2007-02-26 | 2011-04-05 | Micron Technology, Inc. | Capacitor-less memory cells and cell arrays |
US7790529B2 (en) | 2007-05-08 | 2010-09-07 | Micron Technology, Inc. | Methods of forming memory arrays and semiconductor constructions |
US7947545B2 (en) * | 2007-10-31 | 2011-05-24 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Method for producing a transistor gate with sub-photolithographic dimensions |
US8026571B2 (en) * | 2008-05-29 | 2011-09-27 | United Microelectronics Corp. | Semiconductor-device isolation structure |
US20090302348A1 (en) * | 2008-06-10 | 2009-12-10 | International Business Machines Corporation | Stress enhanced transistor devices and methods of making |
US8362566B2 (en) | 2008-06-23 | 2013-01-29 | Intel Corporation | Stress in trigate devices using complimentary gate fill materials |
US8093111B2 (en) * | 2008-07-29 | 2012-01-10 | Hynix Semiconductor Inc. | Semiconductor device including partial silicon on insulator fin structure and method for fabricating the same |
TWI404136B (en) * | 2010-04-13 | 2013-08-01 | Univ Nat Taipei Technology | A novel fabrication method for producing undercut-etching microstructure |
KR20120073727A (en) * | 2010-12-27 | 2012-07-05 | 삼성전자주식회사 | Semiconductor devices including strained semiconductor regions and methods of fabricating the same, and an electronic system including the same |
CN102810513B (en) * | 2011-05-31 | 2014-09-24 | 中芯国际集成电路制造(上海)有限公司 | Method for forming transistor |
CN102810478B (en) * | 2011-05-31 | 2015-03-11 | 中芯国际集成电路制造(上海)有限公司 | Forming method for transistor |
CN102969247B (en) * | 2011-08-31 | 2015-06-03 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof, transistor and transistor forming method |
US8493113B2 (en) | 2011-09-12 | 2013-07-23 | International Business Machines Corporation | PLL bandwidth correction with offset compensation |
US20130095627A1 (en) * | 2011-10-18 | 2013-04-18 | Globalfoundries Inc. | Methods of Forming Source/Drain Regions on Transistor Devices |
CN103367151B (en) * | 2012-03-30 | 2015-12-16 | 中国科学院微电子研究所 | Make source/drain region closer to MOS device of channel region and preparation method thereof |
US8841190B2 (en) * | 2012-03-30 | 2014-09-23 | The Institute of Microelectronics Chinese Academy of Science | MOS device for making the source/drain region closer to the channel region and method of manufacturing the same |
US8927387B2 (en) * | 2012-04-09 | 2015-01-06 | International Business Machines Corporation | Robust isolation for thin-box ETSOI MOSFETS |
CN103545212B (en) * | 2012-07-16 | 2016-09-21 | 中国科学院微电子研究所 | Method, semi-conductor device manufacturing method |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
CN104253048B (en) * | 2013-06-28 | 2019-03-15 | 中国科学院微电子研究所 | Stack nano wire manufacturing method |
US9263455B2 (en) | 2013-07-23 | 2016-02-16 | Micron Technology, Inc. | Methods of forming an array of conductive lines and methods of forming an array of recessed access gate lines |
KR102265687B1 (en) * | 2014-07-25 | 2021-06-18 | 삼성전자주식회사 | Methods of manufacturing semiconductor dievices |
EP3016143B1 (en) * | 2014-10-31 | 2023-09-06 | IMEC vzw | A method for forming a transistor structure comprising a fin-shaped channel structure |
US20180083098A1 (en) * | 2016-09-21 | 2018-03-22 | Qualcomm Incorporated | Rf device with reduced substrate coupling |
CN106571396A (en) * | 2016-11-15 | 2017-04-19 | 扬州江新电子有限公司 | Partial Silicon-on-Insulator (PSOI) thin film-LDMOS transistor with short drift region |
CN107706201B (en) * | 2017-08-29 | 2020-06-30 | 上海微阱电子科技有限公司 | Back-illuminated pixel unit structure for reducing dark current and forming method thereof |
CN107680977B (en) * | 2017-08-29 | 2020-06-09 | 上海集成电路研发中心有限公司 | Back-illuminated pixel unit structure for reducing dark current and forming method thereof |
CN107919372A (en) * | 2017-10-26 | 2018-04-17 | 上海集成电路研发中心有限公司 | A kind of back-illuminated cmos image sensors pixel unit and preparation method thereof |
US11712766B2 (en) * | 2020-05-28 | 2023-08-01 | Toyota Motor Engineering And Manufacturing North America, Inc. | Method of fabricating a microscale canopy wick structure having enhanced capillary pressure and permeability |
Citations (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4222792A (en) * | 1979-09-10 | 1980-09-16 | International Business Machines Corporation | Planar deep oxide isolation process utilizing resin glass and E-beam exposure |
US4264382A (en) * | 1978-05-25 | 1981-04-28 | International Business Machines Corporation | Method for making a lateral PNP or NPN with a high gain utilizing reactive ion etching of buried high conductivity regions |
US4361600A (en) * | 1981-11-12 | 1982-11-30 | General Electric Company | Method of making integrated circuits |
US4407851A (en) * | 1981-04-13 | 1983-10-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing semiconductor device |
US4485551A (en) * | 1981-03-02 | 1984-12-04 | Rockwell International Corporation | NPN Type lateral transistor separated from substrate by O.D.E. for minimal interference therefrom and method for producing same |
US4551743A (en) * | 1980-08-29 | 1985-11-05 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor integrated circuit with isolation region made of dielectric material |
US4604162A (en) * | 1983-06-13 | 1986-08-05 | Ncr Corporation | Formation and planarization of silicon-on-insulator structures |
US4615746A (en) * | 1983-09-29 | 1986-10-07 | Kenji Kawakita | Method of forming isolated island regions in a semiconductor substrate by selective etching and oxidation and devices formed therefrom |
US4689872A (en) * | 1984-09-18 | 1987-09-01 | U.S. Philips Corporation | Method of manufacturing a semiconductor device |
US4735821A (en) * | 1985-09-21 | 1988-04-05 | Semiconductor Energy Laboratory Co., Ltd. | Method for depositing material on depressions |
US4814287A (en) * | 1983-09-28 | 1989-03-21 | Matsushita Electric Industrial Co. Ltd. | Method of manufacturing a semiconductor integrated circuit device |
US4845048A (en) * | 1986-06-12 | 1989-07-04 | Matsushita Electric Industrial Co., Ltd. | Method of fabricating semiconductor device |
US4974060A (en) * | 1988-02-03 | 1990-11-27 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of manufacturing the same |
US5176789A (en) * | 1985-09-21 | 1993-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Method for depositing material on depressions |
US5214603A (en) * | 1991-08-05 | 1993-05-25 | International Business Machines Corporation | Folded bitline, ultra-high density dynamic random access memory having access transistors stacked above trench storage capacitors |
US5453396A (en) * | 1994-05-31 | 1995-09-26 | Micron Technology, Inc. | Sub-micron diffusion area isolation with SI-SEG for a DRAM array |
US5629539A (en) * | 1994-03-09 | 1997-05-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device having cylindrical capacitors |
US5680556A (en) * | 1993-11-12 | 1997-10-21 | International Business Machines Corporation | Computer system and method of operation thereof wherein a BIOS ROM can be selectively locatable on diffeent buses |
US5686748A (en) * | 1995-02-27 | 1997-11-11 | Micron Technology, Inc. | Dielectric material and process to create same |
US5691230A (en) * | 1996-09-04 | 1997-11-25 | Micron Technology, Inc. | Technique for producing small islands of silicon on insulator |
US5726596A (en) * | 1996-03-01 | 1998-03-10 | Hewlett-Packard Company | High-performance, low-skew clocking scheme for single-phase, high-frequency global VLSI processor |
US5774412A (en) * | 1995-06-26 | 1998-06-30 | Micron Technology, Inc. | Local word line phase driver |
US5963789A (en) * | 1996-07-08 | 1999-10-05 | Kabushiki Kaisha Toshiba | Method for silicon island formation |
US5972758A (en) * | 1997-12-04 | 1999-10-26 | Intel Corporation | Pedestal isolated junction structure and method of manufacture |
US5991225A (en) * | 1998-02-27 | 1999-11-23 | Micron Technology, Inc. | Programmable memory address decode array with vertical transistors |
US6028806A (en) * | 1998-05-22 | 2000-02-22 | Micron Technology, Inc. | Semiconductor memory with local phase generation from global phase signals and local isolation signals |
US6110799A (en) * | 1997-06-30 | 2000-08-29 | Intersil Corporation | Trench contact process |
US6110798A (en) * | 1996-01-05 | 2000-08-29 | Micron Technology, Inc. | Method of fabricating an isolation structure on a semiconductor substrate |
US6191470B1 (en) * | 1997-07-08 | 2001-02-20 | Micron Technology, Inc. | Semiconductor-on-insulator memory cell with buried word and body lines |
US6285057B1 (en) * | 1999-11-17 | 2001-09-04 | National Semiconductor Corporation | Semiconductor device combining a MOSFET structure and a vertical-channel trench-substrate field effect device |
US6300179B1 (en) * | 1999-09-24 | 2001-10-09 | Texas Instruments Incorporated | Gate device with access channel formed in discrete post and method |
US6330181B1 (en) * | 1998-09-29 | 2001-12-11 | Texas Instruments Incorporated | Method of forming a gate device with raised channel |
US6423596B1 (en) * | 1998-09-29 | 2002-07-23 | Texas Instruments Incorporated | Method for two-sided fabrication of a memory array |
US6465865B1 (en) * | 1996-01-05 | 2002-10-15 | Micron Technology, Inc. | Isolated structure and method of fabricating such a structure on a substrate |
US6468883B2 (en) * | 1998-09-03 | 2002-10-22 | Micron Technology, Inc. | Semiconductor processing methods of forming contact openings, methods of forming electrical connections and interconnections |
US6800899B2 (en) * | 2001-08-30 | 2004-10-05 | Micron Technology, Inc. | Vertical transistors, electrical devices containing a vertical transistor, and computer systems containing a vertical transistor |
US20060006442A1 (en) * | 2002-04-08 | 2006-01-12 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US7153753B2 (en) * | 2003-08-05 | 2006-12-26 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US610516A (en) * | 1898-09-13 | Drier | ||
US448551A (en) * | 1891-03-17 | Potato-digger | ||
US5276893A (en) * | 1989-02-08 | 1994-01-04 | Yvon Savaria | Parallel microprocessor architecture |
US5331197A (en) | 1991-04-23 | 1994-07-19 | Canon Kabushiki Kaisha | Semiconductor memory device including gate electrode sandwiching a channel region |
US5253396A (en) * | 1993-01-22 | 1993-10-19 | Royalox International Inc. | Snap hook assembly |
US6157389A (en) * | 1994-11-15 | 2000-12-05 | Kodak Limited | Method for reducing the size of an image |
US6157398A (en) * | 1997-12-30 | 2000-12-05 | Micron Technology, Inc. | Method of implementing an accelerated graphics port for a multiple memory controller computer system |
US6105016A (en) * | 1998-03-06 | 2000-08-15 | Jodfrey Associates, Inc. | Data acquisition system |
US6303956B1 (en) * | 1999-02-26 | 2001-10-16 | Micron Technology, Inc. | Conductive container structures having a dielectric cap |
-
2002
- 2002-04-08 US US10/118,569 patent/US6784076B2/en not_active Expired - Lifetime
-
2004
- 2004-06-30 US US10/880,896 patent/US20040238889A1/en not_active Abandoned
-
2005
- 2005-08-30 US US11/215,404 patent/US20060006442A1/en not_active Abandoned
-
2006
- 2006-07-20 US US11/458,970 patent/US20060292767A1/en not_active Abandoned
- 2006-07-20 US US11/458,967 patent/US7332790B2/en not_active Expired - Lifetime
Patent Citations (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4264382A (en) * | 1978-05-25 | 1981-04-28 | International Business Machines Corporation | Method for making a lateral PNP or NPN with a high gain utilizing reactive ion etching of buried high conductivity regions |
US4222792A (en) * | 1979-09-10 | 1980-09-16 | International Business Machines Corporation | Planar deep oxide isolation process utilizing resin glass and E-beam exposure |
US4551743A (en) * | 1980-08-29 | 1985-11-05 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor integrated circuit with isolation region made of dielectric material |
US4485551A (en) * | 1981-03-02 | 1984-12-04 | Rockwell International Corporation | NPN Type lateral transistor separated from substrate by O.D.E. for minimal interference therefrom and method for producing same |
US4407851A (en) * | 1981-04-13 | 1983-10-04 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for manufacturing semiconductor device |
US4361600A (en) * | 1981-11-12 | 1982-11-30 | General Electric Company | Method of making integrated circuits |
US4604162A (en) * | 1983-06-13 | 1986-08-05 | Ncr Corporation | Formation and planarization of silicon-on-insulator structures |
US4814287A (en) * | 1983-09-28 | 1989-03-21 | Matsushita Electric Industrial Co. Ltd. | Method of manufacturing a semiconductor integrated circuit device |
US4615746A (en) * | 1983-09-29 | 1986-10-07 | Kenji Kawakita | Method of forming isolated island regions in a semiconductor substrate by selective etching and oxidation and devices formed therefrom |
US4689872A (en) * | 1984-09-18 | 1987-09-01 | U.S. Philips Corporation | Method of manufacturing a semiconductor device |
US5084130A (en) * | 1985-09-21 | 1992-01-28 | Semiconductor Energy Laboratory Co., Ltd. | Method for depositing material on depressions |
US4735821A (en) * | 1985-09-21 | 1988-04-05 | Semiconductor Energy Laboratory Co., Ltd. | Method for depositing material on depressions |
US5176789A (en) * | 1985-09-21 | 1993-01-05 | Semiconductor Energy Laboratory Co., Ltd. | Method for depositing material on depressions |
US4845048A (en) * | 1986-06-12 | 1989-07-04 | Matsushita Electric Industrial Co., Ltd. | Method of fabricating semiconductor device |
US4974060A (en) * | 1988-02-03 | 1990-11-27 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of manufacturing the same |
US5214603A (en) * | 1991-08-05 | 1993-05-25 | International Business Machines Corporation | Folded bitline, ultra-high density dynamic random access memory having access transistors stacked above trench storage capacitors |
US5336629A (en) * | 1991-08-05 | 1994-08-09 | International Business Machines Corporation | Folder Bitline DRAM having access transistors stacked above trench storage capacitors, each such transistor employing a planar semiconductor body which spans adjacent capacitors |
US5680556A (en) * | 1993-11-12 | 1997-10-21 | International Business Machines Corporation | Computer system and method of operation thereof wherein a BIOS ROM can be selectively locatable on diffeent buses |
US5629539A (en) * | 1994-03-09 | 1997-05-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device having cylindrical capacitors |
US5453396A (en) * | 1994-05-31 | 1995-09-26 | Micron Technology, Inc. | Sub-micron diffusion area isolation with SI-SEG for a DRAM array |
US5686748A (en) * | 1995-02-27 | 1997-11-11 | Micron Technology, Inc. | Dielectric material and process to create same |
US5774412A (en) * | 1995-06-26 | 1998-06-30 | Micron Technology, Inc. | Local word line phase driver |
US6465865B1 (en) * | 1996-01-05 | 2002-10-15 | Micron Technology, Inc. | Isolated structure and method of fabricating such a structure on a substrate |
US6559032B2 (en) * | 1996-01-05 | 2003-05-06 | Micron Technology, Inc. | Method of fabricating an isolation structure on a semiconductor substrate |
US6479370B2 (en) * | 1996-01-05 | 2002-11-12 | Micron Technology, Inc. | Isolated structure and method of fabricating such a structure on a substrate |
US6110798A (en) * | 1996-01-05 | 2000-08-29 | Micron Technology, Inc. | Method of fabricating an isolation structure on a semiconductor substrate |
US5726596A (en) * | 1996-03-01 | 1998-03-10 | Hewlett-Packard Company | High-performance, low-skew clocking scheme for single-phase, high-frequency global VLSI processor |
US5963789A (en) * | 1996-07-08 | 1999-10-05 | Kabushiki Kaisha Toshiba | Method for silicon island formation |
US5691230A (en) * | 1996-09-04 | 1997-11-25 | Micron Technology, Inc. | Technique for producing small islands of silicon on insulator |
US6110799A (en) * | 1997-06-30 | 2000-08-29 | Intersil Corporation | Trench contact process |
US6191470B1 (en) * | 1997-07-08 | 2001-02-20 | Micron Technology, Inc. | Semiconductor-on-insulator memory cell with buried word and body lines |
US5972758A (en) * | 1997-12-04 | 1999-10-26 | Intel Corporation | Pedestal isolated junction structure and method of manufacture |
US5991225A (en) * | 1998-02-27 | 1999-11-23 | Micron Technology, Inc. | Programmable memory address decode array with vertical transistors |
US6028806A (en) * | 1998-05-22 | 2000-02-22 | Micron Technology, Inc. | Semiconductor memory with local phase generation from global phase signals and local isolation signals |
US6236614B1 (en) * | 1998-05-22 | 2001-05-22 | Micron Technology, Inc. | Semiconductor memory with local phase generation from global phase signals and local isolation signals |
US6468883B2 (en) * | 1998-09-03 | 2002-10-22 | Micron Technology, Inc. | Semiconductor processing methods of forming contact openings, methods of forming electrical connections and interconnections |
US6476490B1 (en) * | 1998-09-03 | 2002-11-05 | Micron Technology, Inc. | Contact openings, electrical connections and interconnections for integrated circuitry |
US6423596B1 (en) * | 1998-09-29 | 2002-07-23 | Texas Instruments Incorporated | Method for two-sided fabrication of a memory array |
US6330181B1 (en) * | 1998-09-29 | 2001-12-11 | Texas Instruments Incorporated | Method of forming a gate device with raised channel |
US6569733B2 (en) * | 1998-09-29 | 2003-05-27 | Texas Instruments Incorporated | Gate device with raised channel and method |
US6569734B2 (en) * | 1998-09-29 | 2003-05-27 | Texas Instruments Incorporated | Method for two-sided fabrication of a memory array |
US6300179B1 (en) * | 1999-09-24 | 2001-10-09 | Texas Instruments Incorporated | Gate device with access channel formed in discrete post and method |
US6285057B1 (en) * | 1999-11-17 | 2001-09-04 | National Semiconductor Corporation | Semiconductor device combining a MOSFET structure and a vertical-channel trench-substrate field effect device |
US6800899B2 (en) * | 2001-08-30 | 2004-10-05 | Micron Technology, Inc. | Vertical transistors, electrical devices containing a vertical transistor, and computer systems containing a vertical transistor |
US20060006442A1 (en) * | 2002-04-08 | 2006-01-12 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US20060292767A1 (en) * | 2002-04-08 | 2006-12-28 | Micron Technology, Inc. | Storage devices formed on partially isolated semiconductor substrate islands |
US20060292766A1 (en) * | 2002-04-08 | 2006-12-28 | Fernando Gonzalez | Storage devices formed on partially isolated semiconductor substrate islands |
US7332790B2 (en) * | 2002-04-08 | 2008-02-19 | Micron Technology, Inc. | Semiconductor device having an active area partially isolated by a lateral cavity |
US7153753B2 (en) * | 2003-08-05 | 2006-12-26 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060006442A1 (en) * | 2002-04-08 | 2006-01-12 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge and structures achieved thereby |
US20060292766A1 (en) * | 2002-04-08 | 2006-12-28 | Fernando Gonzalez | Storage devices formed on partially isolated semiconductor substrate islands |
US20060292767A1 (en) * | 2002-04-08 | 2006-12-28 | Micron Technology, Inc. | Storage devices formed on partially isolated semiconductor substrate islands |
US7332790B2 (en) | 2002-04-08 | 2008-02-19 | Micron Technology, Inc. | Semiconductor device having an active area partially isolated by a lateral cavity |
US20080079053A1 (en) * | 2006-09-29 | 2008-04-03 | Micron Technology, Inc. | Transistor surround gate structure with silicon-on-insulator isolation for memory cells, memory arrays, memory devices and systems and methods of forming same |
US7445973B2 (en) * | 2006-09-29 | 2008-11-04 | Micron Technology, Inc. | Transistor surround gate structure with silicon-on-insulator isolation for memory cells, memory arrays, memory devices and systems and methods of forming same |
US20080116514A1 (en) * | 2006-11-16 | 2008-05-22 | International Business Machines Corporation | Method and structure for reducing floating body effects in mosfet devices |
US7670896B2 (en) * | 2006-11-16 | 2010-03-02 | International Business Machines Corporation | Method and structure for reducing floating body effects in MOSFET devices |
US7446036B1 (en) | 2007-12-18 | 2008-11-04 | International Business Machines Corporation | Gap free anchored conductor and dielectric structure and method for fabrication thereof |
US20090151981A1 (en) * | 2007-12-18 | 2009-06-18 | International Business Machines Corporation | Gap free anchored conductor and dielectric structure and method for fabrication thereof |
US7985928B2 (en) | 2007-12-18 | 2011-07-26 | International Business Machines Corporation | Gap free anchored conductor and dielectric structure and method for fabrication thereof |
CN102881656A (en) * | 2011-07-15 | 2013-01-16 | 中芯国际集成电路制造(北京)有限公司 | Semiconductor device and fabrication method thereof |
Also Published As
Publication number | Publication date |
---|---|
US20060292766A1 (en) | 2006-12-28 |
US20060292767A1 (en) | 2006-12-28 |
US6784076B2 (en) | 2004-08-31 |
US20060006442A1 (en) | 2006-01-12 |
US7332790B2 (en) | 2008-02-19 |
US20030190766A1 (en) | 2003-10-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7332790B2 (en) | Semiconductor device having an active area partially isolated by a lateral cavity | |
US7525164B2 (en) | Strained Si/SiGe/SOI islands and processes of making same | |
US8791506B2 (en) | Semiconductor devices, assemblies and constructions | |
US6800899B2 (en) | Vertical transistors, electrical devices containing a vertical transistor, and computer systems containing a vertical transistor | |
US7018904B2 (en) | Semiconductor chip having multiple functional blocks integrated in a single chip and method for fabricating the same | |
US7880232B2 (en) | Processes and apparatus having a semiconductor fin | |
JP4907838B2 (en) | Memory device having a recessed gate structure | |
CN1348217A (en) | A semi-conductor apparatus and its forming method | |
TW202143391A (en) | Semiconductor device structure with air gap structure and method for preparing the same | |
US20030205755A1 (en) | Vertical split gate flash memory cell and method for fabricating the same | |
US7157324B2 (en) | Transistor structure having reduced transistor leakage attributes | |
US20050285162A1 (en) | Semiconductor devices having a stacked structure and methods of forming the same | |
US6566227B2 (en) | Strap resistance using selective oxidation to cap DT poly before STI etch | |
US6620677B1 (en) | Support liner for isolation trench height control in vertical DRAM processing | |
KR20110077179A (en) | Semiconductor device and method for manufacturing the same | |
KR100293715B1 (en) | Manufacturing method of highly integrated semiconductor memory device | |
KR20110076174A (en) | Method for manufacturing of semiconductor device | |
KR20020054861A (en) | Method for Fabricating of Semiconductor Device | |
KR20110075951A (en) | Method for fabricating a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |