US20040251931A1 - Method and apparatus for clock gating clock trees to reduce power dissipation - Google Patents
Method and apparatus for clock gating clock trees to reduce power dissipation Download PDFInfo
- Publication number
- US20040251931A1 US20040251931A1 US10/461,531 US46153103A US2004251931A1 US 20040251931 A1 US20040251931 A1 US 20040251931A1 US 46153103 A US46153103 A US 46153103A US 2004251931 A1 US2004251931 A1 US 2004251931A1
- Authority
- US
- United States
- Prior art keywords
- clock
- functional block
- signal
- circuit
- disable signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- the present invention relates generally to clock gating circuits, and in particular to methods for gating clock distribution networks within digital circuits.
- the clock distribution network or “tree” includes a large number of switching elements to distribute the clock signal to all functional blocks (e.g., logic components) of the circuit with minimal clock skew.
- functional blocks e.g., logic components
- clock gating methods have been utilized to prevent functional blocks from receiving a clock signal while in an idle state.
- Embodiments of the present invention provide a clock gating circuit for use in a digital circuit having at least one functional block.
- the clock gating circuit gates the clock signal at an input to a clock tree feeding the functional block.
- the clock gating circuit includes a logic gate that receives both a clock signal and a clock disable signal generated by the functional block. Based on the value of the clock disable signal, the logic gate gates the clock signal to the functional block.
- the functional block generates the clock disable signal while in an idle state.
- the functional block determines whether the next operating state is an idle state based upon the current state and the value of the input signals to the functional block.
- Each functional block includes combinational logic and one or more clocked external flip-flops.
- the clock disable signal gates the clock signal to the external flip-flops to prevent switching of the external flip-flops.
- the clock disable signal gates the clock signal to any internal flip-flops within the functional block to further reduce power consumption in the digital circuit.
- the digital circuit is a pipeline circuit having multiple functional blocks interconnected in a pipeline design. Each functional block generates a respective clock disable signal to gate the clock signal to each functional block independently of other functional blocks within the pipeline. Additional embodiments include a global signal generator for providing a global signal to each of the functional blocks to prevent the generation of clock disable signals, when necessary, such as during testing of chips.
- the clock gating circuit gates the clock signal at an input to a clock tree feeding the functional block.
- the clock gating circuit includes a logic gate that receives both a clock signal and a clock disable signal generated by the functional block. Based on the value of the clock disable signal, the logic gate gates the clock signal to the functional block.
- the functional block generates the clock disable signal while in an idle state.
- the functional block determines whether the next operating state is an idle state based upon the current state and the value of the input signals to the functional block.
- Each functional block includes combinational logic and one or more clocked external flip-flops.
- the clock disable signal gates the clock signal to the external flip-flops to prevent switching of the external flip-flops.
- the clock disable signal gates the clock signal to any internal flip-flops within the functional block to further reduce power consumption in the digital circuit.
- the digital circuit is a pipeline circuit having multiple functional blocks interconnected in a pipeline design. Each functional block generates a respective clock disable signal to gate the clock signal to each functional block independently of other functional blocks within the pipeline. Additional embodiments include a global signal generator for providing a global signal to each of the functional blocks to prevent the generation of clock disable signals, when necessary, such as during testing of chips.
- FIGS. 1A and 1B are circuit schematics illustrating exemplary power dissipation components in a digital circuit
- FIG. 2 is a circuit diagram of an exemplary clock tree for minimizing clock skew in a clock signal delivered to multiple functional blocks;
- FIG. 3 illustrates an exemplary functional block having multiple internal and external flip-flops for clocking logic components of the functional block
- FIG. 4 is a circuit diagram illustrating an exemplary clock gating circuit for gating a clock signal to a functional block at an input to a clock tree feeding the functional block, in accordance with embodiments of the invention
- FIG. 5 illustrates a chip having multiple functional blocks arranged in a pipeline design
- FIG. 6A is a flow chart illustrating an exemplary process for gating a clock signal to a functional block
- FIG. 6B is a flow chart illustrating an exemplary process for a functional block to generate a clock disable signal to gate the clock to the functional block;
- FIG. 7 is a clock timing diagram illustrating exemplary logic levels of the clock signals input to and output of the clock gating circuit of FIG. 4;
- FIG. 8 illustrates an exemplary type of functional block for generating a clock disable signal based on the values of input signals
- FIG. 9 is a flow chart illustrating an exemplary process for determining the value of the clock disable signal generated by the functional block of FIG. 8;
- FIG. 10 is a block diagram of a digital circuit for providing a global signal to each functional block to prevent the generation of respective clock disable signals
- FIG. 11 is a flow chart illustrating an exemplary process for applying a global signal to prevent generation of a clock disable signal.
- Power consumption in digital circuits can be classified as either dynamic power consumption or static power consumption.
- Dynamic power consumption is the dominant power consumption component and is a result of the capacitive nodes within a digital circuit switching.
- FIG. 1A a CMOS digital circuit 10 having a capacitive node 50 is illustrated.
- the dynamic power dissipation in the circuit 10 is a function of the capacitive charging switching current 30 b , the capacitive discharging switching current 30 a and the direct path current 20 between Vdd and ground during switching.
- the capacitive charging switching current 30 b , the capacitive discharging switching current 30 a and the direct path current 20 combined contribute to the dynamic power dissipation.
- S denotes the switching activity
- C LOAD is the capacitance of the output node
- Vdd is the power supply
- the dynamic power dissipation due to the capacitive charging and discharging currents is given by:
- f is the frequency of operation of the digital circuit.
- static power consumption is a result of the inherent leakage current of the transistors within the digital circuit, and therefore, insignificant in comparison to the dynamic power consumption.
- the static power dissipation is a function of the leakage current 80 and the subthreshold current 60 in the off transistor 100 a or 100 b .
- the leakage current 80 and subthreshold current 60 combined are several orders of magnitude smaller than the capacitive charging and discharging currents, and therefore, the total static power consumption in CMOS digital circuits is smaller than the dynamic power consumption.
- FIG. 2 illustrates an exemplary clock tree 200 for providing a clock signal 210 to multiple functional blocks 250 .
- the clock tree 200 includes a clock source (not shown), e.g., a crystal oscillator, for generating a clock signal 210 and a plurality of delay elements 220 (or buffers) coupled to receive the clock signal and distribute the clock signal 210 to the functional blocks 250 .
- Each delay element 220 includes a switching element to control the timing of the clock signal 210 delivered to each of the functional blocks 250 in order to minimize the clock skew in the clock tree 200 .
- the clock tree 200 further includes a number of branches, each beginning at a node of the clock tree 200 e.g., nodes 230 a , 230 b , 230 c and 230 d .
- Each node 230 a , 230 b , 230 c , 230 d is shown feeding the clock signal 210 to a particular functional block 250 .
- At least one delay element 220 is coupled between each clock tree node 230 a , 230 b , 230 c and 230 d and a respective functional block 250 to minimize the clock skew between the clock signals 210 provided to each of the functional blocks 250 .
- Each functional block 250 includes combinational logic including one or more logic components (not shown). Depending on the number of logic components and the timing requirements of the logic components, multiple clocked flip-flops to each functional block 250 may be necessary to meet performance requirements of the digital circuit.
- a functional block 250 can have one or more external flip-flops 300 a connected to the functional block 250 and one or more internal flip-flops 300 b within the functional block 250 to control the timing of the clock signals to the different logic components of the functional block.
- Each of the flip-flops controls the timing of the clock signal 210 delivered to each of the functional blocks 250 and each of the logic components within the functional blocks 250 .
- each of the flip-flops contributes to the dynamic power dissipation in the digital circuit.
- FIG. 4 illustrates an exemplary clock gating circuit 405 for gating a clock signal 210 to a functional block 250 at a node 230 of the clock tree 200 corresponding to the functional block 250 .
- Each functional block 250 includes clock disable logic 420 for generating a clock disable signal 450 that indicates the functional block 250 is in an idle state and does not need to be clocked.
- the clock disable logic 420 can be implemented using a flip-flop.
- a logic gate 400 e.g., an OR gate or AND gate receives the clock signal 210 from the clock tree 200 and the clock disable signal 450 from the functional block 250 .
- the logic gate 400 Based on the logic state of the clock disable signal 450 , the logic gate 400 gates the clock signal 210 to the clock tree delay elements 220 feeding the functional block 250 . In turn, the clock signal 210 is gated to all external flip-flops 300 a connected to the functional block 250 and all internal flip-flops 300 b within the functional block 250 . Thus, the entire functional block 250 is clock-gated and the portion of the clock tree 200 feeding the functional block 250 is clock-gated, thereby maximizing power dissipation reduction while the functional block 250 is in an idle state.
- Each functional block 250 dynamically determines when an idle state exists that is sufficient to justify disabling the clock signal 210 at the clock tree input 230 to the functional block 250 . For example, a threshold number of idle clock cycles may be required before the clock signal 210 is gated.
- the generation of the clock disable signal 450 and the gating of the clock signal 210 both consume power, and therefore, the reduction in power dissipation produced from gating the clock signal 210 to the functional block 250 should exceed the power dissipation from the gating process itself.
- FIG. 8 illustrates an exemplary type of functional block 250 for generating a clock disable signal 450 based on the current state of the functional block 250 and the values of input signals to the functional block 250 .
- the functional block in FIG. 8 is an idle-detecting first-in-first-out (FIFO) buffer that reads data at its input and writes data at its output.
- the FIFO 250 has inputs for receiving a clock signal 210 , data 800 , a write signal 810 and a read signal 820 .
- the FIFO 250 further has outputs for writing data 800 and generating a clock disable signal 450 .
- the values of the read and write signals 810 and 820 are used by the FIFO 250 to determine whether the FIFO 250 is in an idle state that justifies the generation of the clock disable signal 450 .
- FIG. 9 An exemplary process for the FIFO of FIG. 8 to determine the value of the clock disable signal is shown in FIG. 9. If the read and write input signals to the FIFO are both low (block 900 ) indicating that there is no data to be processed during the next operating state (or clock cycle), the logic level of the clock disable signal from the FIFO goes high (block 930 ) to gate the clock signal to the FIFO (block 940 ). However, if one of the read or write input signals is high (block 900 ), and the FIFO is currently empty (block 910 ), e.g., no data is stored in the FIFO, the FIFO determines the logic level of the read input signal (block 920 ).
- the logic level of the clock disable signal from the FIFO goes high (block 930 ) to gate the clock signal to the FIFO (block 940 ). Otherwise, the logic level of the clock disable signal from the FIFO goes low (block 950 ) to clock the FIFO during the next clock cycle (block 960 ).
- the FIFO determines the logic level of the write input signal (block 970 ). If the write input signal is low indicating that no data will be output during the next clock cycle, the logic level of the clock disable signal from the FIFO goes high (block 930 ) to gate the clock signal to the FIFO (block 940 ). Otherwise, the logic level of the clock disable signal from the FIFO goes low (block 950 ) to clock the FIFO during the next clock cycle (block 960 ).
- the digital circuit can be a pipeline circuit 500 having multiple functional blocks 250 interconnected in a pipeline design.
- Each functional block 250 generates a respective clock disable signal 450 to gate the clock signal to the flip-flops 300 of each functional block 250 independently of the other functional blocks 250 within the pipeline circuit 500 .
- Each functional block 250 in the pipeline circuit 500 receives notification, through handshake signals with adjacent functional blocks 250 within the pipeline circuit 500 , of whether there is data available for the functional block 250 to process. If data is not available, the functional block 250 generates the clock disable signal 450 for that functional block 250 . However, if data is available, the functional block 250 deactivates the clock disable signal to receive a clock signal to process the data.
- FIG. 6A is a flow chart illustrating an exemplary process for gating a clock signal to a functional block. The process begins at block 665 . If a functional block determines that the next operating state of the functional block is a non-idle state (block 600 ), and the clock disable signal is currently active (block 610 ), the functional block deactivates the clock disable signal (block 620 ) to enable the functional block to receive the clock signal (block 630 ). However, if the functional block determines that the next operating state of the functional block is an idle state (block 600 ), the functional block generates the clock disable signal (block 640 ) to gate the clock signal to the functional block at the clock tree node corresponding to the functional block (block 650 ).
- FIG. 6B is a flow chart illustrating an exemplary process for a functional block to generate a clock disable signal to gate the clock to the functional block. If the functional block determines that there is currently no data available for the functional block to process (block 660 ), the functional block performs the process shown in FIG. 6A to gate the clock signal to the functional block (block 665 ). However, if there is data available, and the clock disable signal is at a high logic level indicating that the clock disable signal is active (block 670 ), the functional block deactivates the clock disable signal by switching the logic level from high to low (block 680 ) so that the functional block can receive the clock signal and process the data (block 690 ).
- FIG. 7 is a clock timing diagram illustrating exemplary logic levels of the clock signal input to the clock gating circuit of FIG. 4.
- the circuit clock signal is shown in the top row.
- the clock disable signal 450 is illustrated.
- a clock input signal 700 to the functional block is shown below the clock disable signal 450 .
- the clock signal 210 is gated so that the clock input signal 700 (i.e., gated clock signal) to the functional block maintains its current value to prevent switching in both the clock tree to the functional block and the external and internal flip-flops of the functional block.
- the digital circuit 500 can include a global signal generator 1000 for providing a global signal 1050 to each of the functional blocks 250 to prevent the generation of respective clock disable signals 450 , when necessary.
- the global signal generator 1000 is connected to each of the functional blocks 250 within the digital circuit 500 .
- FIG. 10 illustrates a pipeline design, where functional blocks 250 FB 1 , FB 2 and FB 3 are serially connected.
- FIG. 10 illustrates a pipeline design, where functional blocks 250 FB 1 , FB 2 and FB 3 are serially connected.
- FIG. 10 can be modified to any digital circuit design.
- the global signal generator 1000 provides the global signal 1050 to each of the functional blocks 250 at an input thereto.
- the global signal 1050 is input to the clock disable logic (shown in FIG. 4) within each of the functional blocks 250 to deactivate the respective clock disable signals 450 .
- Each functional block 250 is clocked by the clock signal 210 during the time that the global signal 1050 is active, regardless of whether any of the functional blocks 250 is idle.
- FIG. 11 is a flow chart illustrating an exemplary process for applying a global signal to prevent generation of a clock disable signal at a particular one of the functional blocks within a digital circuit. If a functional block determines that the next operating state of the functional block is a non-idle state (block 1100 ), the functional block continues to receive the clock signal, as normal (block 1120 ). Likewise, if the functional block determines that the next operating state of the functional block is an idle state (block 1100 ), and the logic state of the global signal is high (block 1110 ) indicating that the clock should not be gated to the functional block, the functional block does not generate the clock disable signal and continues to receive the clock signal, as normal (block 1120 ).
- the functional block determines that the next operating state of the functional block is an idle state (block 1100 ), and the logic state of the global signal is low (block 1110 ) indicating that there are no limitations on clock gating, the functional block generates the clock disable signal (block 1130 ), e.g., switches the logic state of the clock disable signal to high, to gate the clock signal to the functional block at the clock tree input to the functional block (block 1140 ).
Abstract
Description
- 1. Technical Field of the Invention
- The present invention relates generally to clock gating circuits, and in particular to methods for gating clock distribution networks within digital circuits.
- 2. Description of Related Art
- Digital circuits have widespread applications in the computing industry. Recently, the demand for mobile computing devices, such as personal digital assistants (PDAs), cellular telephones and laptop computers, has increased significantly. Mobile computing devices typically rely on batteries for power, and therefore, a key specification for such devices is low power consumption. In addition to increasing the battery life, reducing the power consumption in mobile computing devices also reduces the amount of heat generated, which enables smaller computing devices to be produced with diminished cooling requirements.
- Significant power savings in such mobile computing devices can be obtained by reducing the amount of switching activity in the digital circuitry. In most digital circuit designs, the clock distribution network or “tree” includes a large number of switching elements to distribute the clock signal to all functional blocks (e.g., logic components) of the circuit with minimal clock skew. To reduce the power consumption of the clock distribution network, various “clock gating” methods have been utilized to prevent functional blocks from receiving a clock signal while in an idle state.
- For example, U.S. Reissue Pat. No. Re. 36,839 to Simmons et al. and U.S. Pat. No. 6,232,820 to Long et al., each of which is hereby incorporated by reference, both describe conventional clock-gating circuits that enable and disable the clock signal to functional blocks in a digital circuit. However, neither Simmons et al. nor Long et al. address the power dissipation resulting from the switching elements within the clock tree feeding the functional blocks. Thus, conventional clock-gating circuits do not sufficiently reduce the power consumption in digital circuits.
- Other efforts at improving the clock tree efficiency with gated clocks also have not adequately or effectively reduced the power consumption in traditional digital circuits. For example, U.S. Pat. No. 6,272,667 to Minami et al., which is hereby incorporated by reference, proposes a CAD tool to insert and optimize the buffer cells that are placed after the clock-gating enable signal is generated. As another example, U.S. Pat. No. 6,434,704 to Dean et al., which is hereby incorporated by reference, describes an algorithm to separate the gated and ungated clock tree, while also minimizing the clock skew. Both Minami et al. and Dean et al. present complicated circuit design techniques that are not easily implemented into existing digital circuits. Therefore, neither Mianami et al. nor Dean et al. provide a suitable solution for reducing power consumption requirements in traditional digital circuits. Thus, what is needed is a clock gating system for gating the clock tree to individual functional blocks of a digital circuit.
- Embodiments of the present invention provide a clock gating circuit for use in a digital circuit having at least one functional block. The clock gating circuit gates the clock signal at an input to a clock tree feeding the functional block. The clock gating circuit includes a logic gate that receives both a clock signal and a clock disable signal generated by the functional block. Based on the value of the clock disable signal, the logic gate gates the clock signal to the functional block.
- In one embodiment, the functional block generates the clock disable signal while in an idle state. The functional block determines whether the next operating state is an idle state based upon the current state and the value of the input signals to the functional block. Each functional block includes combinational logic and one or more clocked external flip-flops. The clock disable signal gates the clock signal to the external flip-flops to prevent switching of the external flip-flops. In addition, the clock disable signal gates the clock signal to any internal flip-flops within the functional block to further reduce power consumption in the digital circuit.
- In further embodiments, the digital circuit is a pipeline circuit having multiple functional blocks interconnected in a pipeline design. Each functional block generates a respective clock disable signal to gate the clock signal to each functional block independently of other functional blocks within the pipeline. Additional embodiments include a global signal generator for providing a global signal to each of the functional blocks to prevent the generation of clock disable signals, when necessary, such as during testing of chips.
- The disclosed invention will be described with reference to the accompanying digital circuit having at least one functional block. The clock gating circuit gates the clock signal at an input to a clock tree feeding the functional block. The clock gating circuit includes a logic gate that receives both a clock signal and a clock disable signal generated by the functional block. Based on the value of the clock disable signal, the logic gate gates the clock signal to the functional block.
- In one embodiment, the functional block generates the clock disable signal while in an idle state. The functional block determines whether the next operating state is an idle state based upon the current state and the value of the input signals to the functional block. Each functional block includes combinational logic and one or more clocked external flip-flops. The clock disable signal gates the clock signal to the external flip-flops to prevent switching of the external flip-flops. In addition, the clock disable signal gates the clock signal to any internal flip-flops within the functional block to further reduce power consumption in the digital circuit.
- In further embodiments, the digital circuit is a pipeline circuit having multiple functional blocks interconnected in a pipeline design. Each functional block generates a respective clock disable signal to gate the clock signal to each functional block independently of other functional blocks within the pipeline. Additional embodiments include a global signal generator for providing a global signal to each of the functional blocks to prevent the generation of clock disable signals, when necessary, such as during testing of chips.
- The disclosed invention will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:
- FIGS. 1A and 1B are circuit schematics illustrating exemplary power dissipation components in a digital circuit;
- FIG. 2 is a circuit diagram of an exemplary clock tree for minimizing clock skew in a clock signal delivered to multiple functional blocks;
- FIG. 3 illustrates an exemplary functional block having multiple internal and external flip-flops for clocking logic components of the functional block;
- FIG. 4 is a circuit diagram illustrating an exemplary clock gating circuit for gating a clock signal to a functional block at an input to a clock tree feeding the functional block, in accordance with embodiments of the invention;
- FIG. 5 illustrates a chip having multiple functional blocks arranged in a pipeline design;
- FIG. 6A is a flow chart illustrating an exemplary process for gating a clock signal to a functional block;
- FIG. 6B is a flow chart illustrating an exemplary process for a functional block to generate a clock disable signal to gate the clock to the functional block;
- FIG. 7 is a clock timing diagram illustrating exemplary logic levels of the clock signals input to and output of the clock gating circuit of FIG. 4;
- FIG. 8 illustrates an exemplary type of functional block for generating a clock disable signal based on the values of input signals;
- FIG. 9 is a flow chart illustrating an exemplary process for determining the value of the clock disable signal generated by the functional block of FIG. 8;
- FIG. 10 is a block diagram of a digital circuit for providing a global signal to each functional block to prevent the generation of respective clock disable signals; and
- FIG. 11 is a flow chart illustrating an exemplary process for applying a global signal to prevent generation of a clock disable signal.
- The numerous innovative teachings of the present application will be described with particular reference to the exemplary embodiments. However, it should be understood that these embodiments provide only a few examples of the many advantageous uses of the innovative teachings herein. In general, statements made in the specification do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features, but not to others.
- Power consumption in digital circuits can be classified as either dynamic power consumption or static power consumption. Dynamic power consumption is the dominant power consumption component and is a result of the capacitive nodes within a digital circuit switching. For example, referring to FIG. 1A, a CMOS
digital circuit 10 having acapacitive node 50 is illustrated. The dynamic power dissipation in thecircuit 10 is a function of the capacitive charging switching current 30 b, the capacitive discharging switching current 30 a and the direct path current 20 between Vdd and ground during switching. The capacitive charging switching current 30 b, the capacitive discharging switching current 30 a and the direct path current 20 combined contribute to the dynamic power dissipation. If S denotes the switching activity, CLOAD is the capacitance of the output node and Vdd is the power supply, then the dynamic power dissipation due to the capacitive charging and discharging currents is given by: - DPD=½*S*Vdd 2 *C LOAD *f, (Equation 1)
- where f is the frequency of operation of the digital circuit.
- On the other hand, static power consumption is a result of the inherent leakage current of the transistors within the digital circuit, and therefore, insignificant in comparison to the dynamic power consumption. For example, referring to FIG. 1B, since the transistors100 a and 100 b in a CMOS
digital circuit 10 are in series, the static power dissipation is a function of the leakage current 80 and the subthreshold current 60 in the off transistor 100 a or 100 b. The leakage current 80 and subthreshold current 60 combined are several orders of magnitude smaller than the capacitive charging and discharging currents, and therefore, the total static power consumption in CMOS digital circuits is smaller than the dynamic power consumption. - Therefore, the most significant power savings can be achieved by reducing the dynamic power dissipation, and this can be accomplished by reducing the amount of switching activity within digital circuits. As discussed above, the clock tree within many digital circuit designs includes a large number of various types of switching elements. One example of a clock tree switching element is shown in FIG. 2, which illustrates an
exemplary clock tree 200 for providing aclock signal 210 to multiplefunctional blocks 250. Theclock tree 200 includes a clock source (not shown), e.g., a crystal oscillator, for generating aclock signal 210 and a plurality of delay elements 220 (or buffers) coupled to receive the clock signal and distribute theclock signal 210 to the functional blocks 250. Eachdelay element 220 includes a switching element to control the timing of theclock signal 210 delivered to each of thefunctional blocks 250 in order to minimize the clock skew in theclock tree 200. - The
clock tree 200 further includes a number of branches, each beginning at a node of theclock tree 200 e.g.,nodes node clock signal 210 to a particularfunctional block 250. At least onedelay element 220 is coupled between eachclock tree node functional block 250 to minimize the clock skew between the clock signals 210 provided to each of the functional blocks 250. - Another example of a clock tree switching element is shown in FIG. 3. Each
functional block 250 includes combinational logic including one or more logic components (not shown). Depending on the number of logic components and the timing requirements of the logic components, multiple clocked flip-flops to eachfunctional block 250 may be necessary to meet performance requirements of the digital circuit. For example, as shown in FIG. 3, afunctional block 250 can have one or more external flip-flops 300 a connected to thefunctional block 250 and one or more internal flip-flops 300 b within thefunctional block 250 to control the timing of the clock signals to the different logic components of the functional block. Each of the flip-flops controls the timing of theclock signal 210 delivered to each of thefunctional blocks 250 and each of the logic components within the functional blocks 250. In addition, each of the flip-flops contributes to the dynamic power dissipation in the digital circuit. - Conventional clock gating techniques that individually gate the
clock 210 to each external flip-flop 300 a require significant circuitry (e.g., OR-gates immediately prior to each individual external flip-flop 300 a). In addition, because the internal flip-flops 300 b are clocked along with the external flip-flops 300 a, gating the external flip-flops 300 a without gating the internal flip-flops 300 b results in power dissipation within thefunctional blocks 250 because the internal flip-flops 300 b continue to be switched during idle periods. Furthermore, clock gating immediately prior to the flip-flops - Therefore, in accordance with embodiments of the invention, FIG. 4 illustrates an exemplary
clock gating circuit 405 for gating aclock signal 210 to afunctional block 250 at anode 230 of theclock tree 200 corresponding to thefunctional block 250. Eachfunctional block 250 includes clock disablelogic 420 for generating a clock disablesignal 450 that indicates thefunctional block 250 is in an idle state and does not need to be clocked. As an example, the clock disablelogic 420 can be implemented using a flip-flop. A logic gate 400 (e.g., an OR gate or AND gate) receives theclock signal 210 from theclock tree 200 and the clock disablesignal 450 from thefunctional block 250. Based on the logic state of the clock disablesignal 450, thelogic gate 400 gates theclock signal 210 to the clocktree delay elements 220 feeding thefunctional block 250. In turn, theclock signal 210 is gated to all external flip-flops 300 a connected to thefunctional block 250 and all internal flip-flops 300 b within thefunctional block 250. Thus, the entirefunctional block 250 is clock-gated and the portion of theclock tree 200 feeding thefunctional block 250 is clock-gated, thereby maximizing power dissipation reduction while thefunctional block 250 is in an idle state. - Each
functional block 250 dynamically determines when an idle state exists that is sufficient to justify disabling theclock signal 210 at theclock tree input 230 to thefunctional block 250. For example, a threshold number of idle clock cycles may be required before theclock signal 210 is gated. The generation of the clock disablesignal 450 and the gating of theclock signal 210 both consume power, and therefore, the reduction in power dissipation produced from gating theclock signal 210 to thefunctional block 250 should exceed the power dissipation from the gating process itself. - Any mechanism can be used by the clock disable
logic 420 to determine when to gate theclock signal 210. For example, FIG. 8 illustrates an exemplary type offunctional block 250 for generating a clock disablesignal 450 based on the current state of thefunctional block 250 and the values of input signals to thefunctional block 250. The functional block in FIG. 8 is an idle-detecting first-in-first-out (FIFO) buffer that reads data at its input and writes data at its output. TheFIFO 250 has inputs for receiving aclock signal 210,data 800, awrite signal 810 and aread signal 820. TheFIFO 250 further has outputs for writingdata 800 and generating a clock disablesignal 450. The values of the read and writesignals FIFO 250 to determine whether theFIFO 250 is in an idle state that justifies the generation of the clock disablesignal 450. - An exemplary process for the FIFO of FIG. 8 to determine the value of the clock disable signal is shown in FIG. 9. If the read and write input signals to the FIFO are both low (block900) indicating that there is no data to be processed during the next operating state (or clock cycle), the logic level of the clock disable signal from the FIFO goes high (block 930) to gate the clock signal to the FIFO (block 940). However, if one of the read or write input signals is high (block 900), and the FIFO is currently empty (block 910), e.g., no data is stored in the FIFO, the FIFO determines the logic level of the read input signal (block 920). If the read input signal is low indicating that there is no data available to be read during the next clock cycle, the logic level of the clock disable signal from the FIFO goes high (block 930) to gate the clock signal to the FIFO (block 940). Otherwise, the logic level of the clock disable signal from the FIFO goes low (block 950) to clock the FIFO during the next clock cycle (block 960).
- If one of the read or write input signals is high (block900), and the FIFO is currently storing data (block 910), the FIFO determines the logic level of the write input signal (block 970). If the write input signal is low indicating that no data will be output during the next clock cycle, the logic level of the clock disable signal from the FIFO goes high (block 930) to gate the clock signal to the FIFO (block 940). Otherwise, the logic level of the clock disable signal from the FIFO goes low (block 950) to clock the FIFO during the next clock cycle (block 960).
- In further embodiments, as shown in FIG. 5, the digital circuit can be a
pipeline circuit 500 having multiplefunctional blocks 250 interconnected in a pipeline design. Eachfunctional block 250 generates a respective clock disablesignal 450 to gate the clock signal to the flip-flops 300 of eachfunctional block 250 independently of the otherfunctional blocks 250 within thepipeline circuit 500. Eachfunctional block 250 in thepipeline circuit 500 receives notification, through handshake signals with adjacentfunctional blocks 250 within thepipeline circuit 500, of whether there is data available for thefunctional block 250 to process. If data is not available, thefunctional block 250 generates the clock disablesignal 450 for thatfunctional block 250. However, if data is available, thefunctional block 250 deactivates the clock disable signal to receive a clock signal to process the data. - By gating individual
functional blocks 250 and not theentire pipeline 500, activity in onefunctional block 250 does not require allfunctional blocks 250 to be clocked. Therefore, power consumption savings can be achieved when only a small portion of thepipeline 500 is idle. For example, in a video processing application, data is typically being processed by somefunctional block 250 in thepipeline 500. A system that only gates power at the global pipeline level would not be able to reduce power consumption when any one of thefunctional blocks 250 is non-idle. However, clock gating at the individualfunctional blocks 250 can save power by dynamically clock gating the individual idle functional blocks 250. - FIG. 6A is a flow chart illustrating an exemplary process for gating a clock signal to a functional block. The process begins at
block 665. If a functional block determines that the next operating state of the functional block is a non-idle state (block 600), and the clock disable signal is currently active (block 610), the functional block deactivates the clock disable signal (block 620) to enable the functional block to receive the clock signal (block 630). However, if the functional block determines that the next operating state of the functional block is an idle state (block 600), the functional block generates the clock disable signal (block 640) to gate the clock signal to the functional block at the clock tree node corresponding to the functional block (block 650). - FIG. 6B is a flow chart illustrating an exemplary process for a functional block to generate a clock disable signal to gate the clock to the functional block. If the functional block determines that there is currently no data available for the functional block to process (block660), the functional block performs the process shown in FIG. 6A to gate the clock signal to the functional block (block 665). However, if there is data available, and the clock disable signal is at a high logic level indicating that the clock disable signal is active (block 670), the functional block deactivates the clock disable signal by switching the logic level from high to low (block 680) so that the functional block can receive the clock signal and process the data (block 690).
- FIG. 7 is a clock timing diagram illustrating exemplary logic levels of the clock signal input to the clock gating circuit of FIG. 4. The circuit clock signal is shown in the top row. Immediately below the circuit clock signal, the clock disable
signal 450 is illustrated. Aclock input signal 700 to the functional block is shown below the clock disablesignal 450. As can be seen in FIG. 7, when the logic level of the clock disablesignal 450 goes high, theclock signal 210 is gated so that the clock input signal 700 (i.e., gated clock signal) to the functional block maintains its current value to prevent switching in both the clock tree to the functional block and the external and internal flip-flops of the functional block. - Although reduced switching in the clock tree reduces the power dissipation in digital circuits, there may be situations where gating the clock signal is undesirable. For example, clock gating is inconvenient during testing of the digital circuit, as multiple test runs may be required to adequately test all functional blocks and clock tree elements of the digital circuit. Therefore, in further embodiments, as shown in FIG. 10, the
digital circuit 500 can include aglobal signal generator 1000 for providing aglobal signal 1050 to each of thefunctional blocks 250 to prevent the generation of respective clock disablesignals 450, when necessary. Theglobal signal generator 1000 is connected to each of thefunctional blocks 250 within thedigital circuit 500. FIG. 10 illustrates a pipeline design, wherefunctional blocks 250 FB1, FB2 and FB3 are serially connected. However, it should be understood that the concepts shown in FIG. 10 can be modified to any digital circuit design. - To prevent each
functional block 250 from generating a respective clock disablesignal 450, theglobal signal generator 1000 provides theglobal signal 1050 to each of thefunctional blocks 250 at an input thereto. Theglobal signal 1050 is input to the clock disable logic (shown in FIG. 4) within each of thefunctional blocks 250 to deactivate the respective clock disable signals 450. Eachfunctional block 250 is clocked by theclock signal 210 during the time that theglobal signal 1050 is active, regardless of whether any of thefunctional blocks 250 is idle. - FIG. 11 is a flow chart illustrating an exemplary process for applying a global signal to prevent generation of a clock disable signal at a particular one of the functional blocks within a digital circuit. If a functional block determines that the next operating state of the functional block is a non-idle state (block1100), the functional block continues to receive the clock signal, as normal (block 1120). Likewise, if the functional block determines that the next operating state of the functional block is an idle state (block 1100), and the logic state of the global signal is high (block 1110) indicating that the clock should not be gated to the functional block, the functional block does not generate the clock disable signal and continues to receive the clock signal, as normal (block 1120).
- However, if the functional block determines that the next operating state of the functional block is an idle state (block1100), and the logic state of the global signal is low (block 1110) indicating that there are no limitations on clock gating, the functional block generates the clock disable signal (block 1130), e.g., switches the logic state of the clock disable signal to high, to gate the clock signal to the functional block at the clock tree input to the functional block (block 1140).
- As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a wide range of applications. Accordingly, the scope of patented subject matter should not be limited to any of the specific exemplary teachings discussed, but is instead defined by the following claims.
Claims (21)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/461,531 US6822481B1 (en) | 2003-06-12 | 2003-06-12 | Method and apparatus for clock gating clock trees to reduce power dissipation |
EP04002826A EP1486857A3 (en) | 2003-06-12 | 2004-02-09 | Method and apparatus for clock gating clock trees to reduce power dissipation |
CNA2004100465823A CN1574628A (en) | 2003-06-12 | 2004-06-11 | Method and apparatus for clock gating clock trees to reduce power dissipation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/461,531 US6822481B1 (en) | 2003-06-12 | 2003-06-12 | Method and apparatus for clock gating clock trees to reduce power dissipation |
Publications (2)
Publication Number | Publication Date |
---|---|
US6822481B1 US6822481B1 (en) | 2004-11-23 |
US20040251931A1 true US20040251931A1 (en) | 2004-12-16 |
Family
ID=33299833
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/461,531 Expired - Lifetime US6822481B1 (en) | 2003-06-12 | 2003-06-12 | Method and apparatus for clock gating clock trees to reduce power dissipation |
Country Status (3)
Country | Link |
---|---|
US (1) | US6822481B1 (en) |
EP (1) | EP1486857A3 (en) |
CN (1) | CN1574628A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070237246A1 (en) * | 2006-04-11 | 2007-10-11 | In Gi Lim | Wireless modem, modulator, and demodulator |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6971038B2 (en) * | 2002-02-01 | 2005-11-29 | Broadcom Corporation | Clock gating of sub-circuits within a processor execution unit responsive to instruction latency counter within processor issue circuit |
US7298188B2 (en) * | 2004-04-30 | 2007-11-20 | Fujitsu Limited | Timing adjustment circuit and memory controller |
KR100591524B1 (en) * | 2004-05-14 | 2006-06-19 | 삼성전자주식회사 | Method and slave device for supporting dynamic clock gating under bus architecture |
US7005874B2 (en) * | 2004-06-28 | 2006-02-28 | International Business Machines Corporation | Utilizing clock shield as defect monitor |
US7180353B2 (en) * | 2005-02-03 | 2007-02-20 | Mediatek Incorporation | Apparatus and method for low power clock distribution |
US7401242B2 (en) | 2005-09-27 | 2008-07-15 | International Business Machines Corporation | Dynamic power management in a processor design |
KR100719360B1 (en) | 2005-11-03 | 2007-05-17 | 삼성전자주식회사 | Digital logic processing circuit, digital processing device including the same, system-on chip including the same, system including the same, and clock signal gating method |
US7437584B2 (en) * | 2006-02-27 | 2008-10-14 | Atmel Corporation | Apparatus and method for reducing power consumption in electronic devices |
CN100454316C (en) * | 2006-04-13 | 2009-01-21 | 复旦大学 | Topological structure optimization method of clock tree |
US8332793B2 (en) * | 2006-05-18 | 2012-12-11 | Otrsotech, Llc | Methods and systems for placement and routing |
US7797561B1 (en) | 2006-12-21 | 2010-09-14 | Nvidia Corporation | Automatic functional block level clock-gating |
US7802118B1 (en) * | 2006-12-21 | 2010-09-21 | Nvidia Corporation | Functional block level clock-gating within a graphics processor |
US7958483B1 (en) * | 2006-12-21 | 2011-06-07 | Nvidia Corporation | Clock throttling based on activity-level signals |
GB2447944B (en) * | 2007-03-28 | 2011-06-29 | Advanced Risc Mach Ltd | Reducing leakage power in low power mode |
CN101373639B (en) * | 2007-08-22 | 2011-02-09 | 智原科技股份有限公司 | Memory time sequence measuring circuit and test method thereof |
GB2456202B (en) * | 2008-01-09 | 2012-10-17 | Ibm | A digital circuit on a semiconductor chip with a plurality of macro circuits and a clock gating system |
GB2466300B (en) * | 2008-12-19 | 2013-05-15 | Advanced Risc Mach Ltd | Control of clock gating |
CN101504559B (en) * | 2009-03-23 | 2012-07-04 | 无锡中星微电子有限公司 | APB bus and its implementing method |
US20120176177A1 (en) * | 2011-01-07 | 2012-07-12 | Garret Phillips | Switch with improved edge rate control |
WO2013059987A1 (en) * | 2011-10-25 | 2013-05-02 | 深圳市海思半导体有限公司 | Method of reducing dynamic power consumption and electronic device |
US8769332B2 (en) * | 2012-01-20 | 2014-07-01 | Apple Inc. | Regional clock gating and dithering |
CN103091620B (en) * | 2012-12-29 | 2014-12-10 | 江苏东大集成电路系统工程技术有限公司 | Optimization method of capturing power consumption in scan test |
US8843872B1 (en) * | 2013-03-15 | 2014-09-23 | Synopsys, Inc. | Automatic clock tree synthesis exceptions generation |
CN103439648B (en) * | 2013-08-08 | 2016-05-04 | 北京华大信安科技有限公司 | A kind of verification method, device and chip |
US9515661B2 (en) | 2014-05-09 | 2016-12-06 | Semiconductor Energy Laboratory Co., Ltd. | Circuit, semiconductor device, and clock tree |
CN105676944B (en) * | 2014-11-18 | 2019-03-26 | 龙芯中科技术有限公司 | Method of controlling switch, device and the processor of clock network |
US10303203B2 (en) | 2016-01-25 | 2019-05-28 | Samsung Electronics Co., Ltd. | Semiconductor device, semiconductor system and method for operating semiconductor device |
KR102467172B1 (en) | 2016-01-25 | 2022-11-14 | 삼성전자주식회사 | Semiconductor device |
US10248155B2 (en) | 2016-01-25 | 2019-04-02 | Samsung Electronics Co., Ltd. | Semiconductor device including clock generating circuit and channel management circuit |
US10296066B2 (en) | 2016-01-25 | 2019-05-21 | Samsung Electronics Co., Ltd. | Semiconductor device, semiconductor system, and method of operating the semiconductor device |
DE102017110821A1 (en) | 2016-01-25 | 2018-07-26 | Samsung Electronics Co., Ltd. | Semiconductor device |
US10761559B2 (en) * | 2016-12-13 | 2020-09-01 | Qualcomm Incorporated | Clock gating enable generation |
CN108763694A (en) * | 2018-05-18 | 2018-11-06 | 中国人民解放军空军装备研究院雷达与电子对抗研究所 | A kind of method and device reducing FPGA dynamic power consumptions |
US11112819B2 (en) * | 2018-08-28 | 2021-09-07 | Microchip Technology Incorporated | Method of clock gate analysis for improved efficiency of electronic circuitry system designs and related systems, methods and devices |
TWI758720B (en) * | 2020-04-30 | 2022-03-21 | 創意電子股份有限公司 | Apparatus for adjusting skew of circuit signal and adjusting method thereof |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US36839A (en) * | 1862-11-04 | gordan | ||
US5923188A (en) * | 1995-06-14 | 1999-07-13 | Nec Corporation | Clock signal distribution circuit of tree structure with minimized skew |
US6204695B1 (en) * | 1999-06-18 | 2001-03-20 | Xilinx, Inc. | Clock-gating circuit for reducing power consumption |
US6232820B1 (en) * | 1999-06-14 | 2001-05-15 | Intel Corporation | Method and apparatus for dynamic clock gating |
US6247134B1 (en) * | 1999-03-31 | 2001-06-12 | Synopsys, Inc. | Method and system for pipe stage gating within an operating pipelined circuit for power savings |
US6272667B1 (en) * | 1997-10-09 | 2001-08-07 | Kabushiki Kaisha Toshiba | Method and apparatus for clock gated logic circuits to reduce electric power consumption |
US6434704B1 (en) * | 1999-08-16 | 2002-08-13 | International Business Machines Corporation | Methods for improving the efficiency of clock gating within low power clock trees |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0809825A1 (en) | 1995-02-14 | 1997-12-03 | Vlsi Technology, Inc. | Method and apparatus for reducing power consumption in digital electronic circuits |
US5901322A (en) * | 1995-06-22 | 1999-05-04 | National Semiconductor Corporation | Method and apparatus for dynamic control of clocks in a multiple clock processor, particularly for a data cache |
EP1421588B1 (en) * | 2001-08-29 | 2012-01-18 | MediaTek Inc. | Method and apparatus utilizing flash burst mode to improve processor performance |
-
2003
- 2003-06-12 US US10/461,531 patent/US6822481B1/en not_active Expired - Lifetime
-
2004
- 2004-02-09 EP EP04002826A patent/EP1486857A3/en not_active Withdrawn
- 2004-06-11 CN CNA2004100465823A patent/CN1574628A/en active Pending
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US36839A (en) * | 1862-11-04 | gordan | ||
US5923188A (en) * | 1995-06-14 | 1999-07-13 | Nec Corporation | Clock signal distribution circuit of tree structure with minimized skew |
US6272667B1 (en) * | 1997-10-09 | 2001-08-07 | Kabushiki Kaisha Toshiba | Method and apparatus for clock gated logic circuits to reduce electric power consumption |
US6247134B1 (en) * | 1999-03-31 | 2001-06-12 | Synopsys, Inc. | Method and system for pipe stage gating within an operating pipelined circuit for power savings |
US6232820B1 (en) * | 1999-06-14 | 2001-05-15 | Intel Corporation | Method and apparatus for dynamic clock gating |
US6204695B1 (en) * | 1999-06-18 | 2001-03-20 | Xilinx, Inc. | Clock-gating circuit for reducing power consumption |
US6434704B1 (en) * | 1999-08-16 | 2002-08-13 | International Business Machines Corporation | Methods for improving the efficiency of clock gating within low power clock trees |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070237246A1 (en) * | 2006-04-11 | 2007-10-11 | In Gi Lim | Wireless modem, modulator, and demodulator |
Also Published As
Publication number | Publication date |
---|---|
US6822481B1 (en) | 2004-11-23 |
CN1574628A (en) | 2005-02-02 |
EP1486857A3 (en) | 2005-08-17 |
EP1486857A2 (en) | 2004-12-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6822481B1 (en) | Method and apparatus for clock gating clock trees to reduce power dissipation | |
US10461747B2 (en) | Low power clock gating circuit | |
US7193921B2 (en) | Cascade wake-up circuit preventing power noise in memory device | |
US8769332B2 (en) | Regional clock gating and dithering | |
US6597620B1 (en) | Storage circuit with data retention during power down | |
US7622955B2 (en) | Power savings with a level-shifting boundary isolation flip-flop (LSIFF) and a clock controlled data retention scheme | |
US7768331B1 (en) | State-retentive master-slave flip flop to reduce standby leakage current | |
US9015507B2 (en) | Memory data inversion for reducing power consumption | |
JP2005527166A (en) | Non-volatile multi-threshold CMOS latch with leakage current control | |
JP2002110920A (en) | Integrated semiconductor circuit | |
US7683697B2 (en) | Circuitry and method for buffering a power mode control signal | |
US5629643A (en) | Feedback latch and method therefor | |
US8018247B2 (en) | Apparatus and method for reducing power consumption using selective power gating | |
US8095809B2 (en) | System and method for reducing power consumption of a transistor-based circuit having multiple operational modes characterized by different power consumption level | |
Lin et al. | Fine-grained power gating for leakage and short-circuit power reduction by using asynchronous-logic | |
US10712807B2 (en) | Methods and apparatus for saving always on (AON) routing of signals across chips | |
US7155630B2 (en) | Method and unit for selectively enabling an input buffer based on an indication of a clock transition | |
US7447099B2 (en) | Leakage mitigation logic | |
US20200341537A1 (en) | Retention flip-flops | |
JP5799167B2 (en) | Pipelined power gating | |
US6831495B2 (en) | Method and circuit for optimizing power consumption in a flip-flop | |
JP2004241021A (en) | Storage device and leakage current reducing method | |
Mert et al. | Employing dynamic body-bias for short circuit power reduction in SRAMs | |
Rani et al. | Design of a Simple General Purpose Microprocessor with Self-Sleep Buffer | |
KR20070086812A (en) | Apparatus and method for reducing power consumption using selective power gating |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AGILENT TECHNOLOGIES, INC., COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SRIKANTAM, VAMSI K.;CLARK II., AIRELL R.;REEL/FRAME:014056/0331;SIGNING DATES FROM 20030610 TO 20030611 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: KEYSIGHT TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:033746/0714 Effective date: 20140801 |
|
FPAY | Fee payment |
Year of fee payment: 12 |