US20040257895A1 - Bit line precharge signal generator for memory device - Google Patents

Bit line precharge signal generator for memory device Download PDF

Info

Publication number
US20040257895A1
US20040257895A1 US10/670,579 US67057903A US2004257895A1 US 20040257895 A1 US20040257895 A1 US 20040257895A1 US 67057903 A US67057903 A US 67057903A US 2004257895 A1 US2004257895 A1 US 2004257895A1
Authority
US
United States
Prior art keywords
bit line
signal
line precharge
precharge signal
signal generator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/670,579
Other versions
US7009899B2 (en
Inventor
Chang Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intellectual Discovery Co Ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to HYNIX SEMICONDUCTOR INC. reassignment HYNIX SEMICONDUCTOR INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, CHANG HYUK
Publication of US20040257895A1 publication Critical patent/US20040257895A1/en
Application granted granted Critical
Publication of US7009899B2 publication Critical patent/US7009899B2/en
Assigned to INTELLECTUAL DISCOVERY CO., LTD. reassignment INTELLECTUAL DISCOVERY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SK HYNIX INC
Assigned to SK HYNIX INC reassignment SK HYNIX INC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: HYNIX SEMICONDUCTOR, INC.
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating

Definitions

  • the present invention relates to a bit line precharge signal generator for a memory device, and more particularly to a bit line precharge signal generator for a memory device which reduces a time delay occurring in a bit line.
  • a memory device such as a DRAM, SDRAM, or DDR DRAM transfers data stored in a memory cell to a bit line during a reading operation.
  • a bit line sense amplifier senses and amplifies the data, transfers the data through a data line, and precharges a bit line. Then the memory device prepares a next operation.
  • the memory device transfers data to the bit line through a data bus during the writing operation.
  • the bit line sense amplifier senses the data, stores it in the memory cell, and precharges the bit line. Then the memory device prepares the next operation.
  • bit line precharge signal generator generates a signal for precharging the bit line.
  • FIG. 1A is a block diagram showing a path in which precharge signals blp, bleqd, and blequ generated by a conventional precharge signal generator 140 are applied to a plurality of bit line sense amplifier arrays 100 , 110 , 120 , and 130 .
  • the precharge signal generator 140 generates and outputs the precharge signals blp, bleqd, and blequ to the plurality of bit line sense amplifier arrays 100 , 110 , 120 , and 130 .
  • Each of the bit line sense amplifier arrays 100 includes a plurality of bit line sense amplifiers.
  • the signal blp denotes a bit line precharge signal
  • the signal bleqd denotes a bit line equalize down signal
  • the signal blequ denotes a bit line equalize up signal.
  • Memory cell arrays are located at both sides of the bit line sense amplifier.
  • the signals bleqd and blequ are signals for controlling bit lines which are located at upper and lower memory cell arrays, respectively (FIG. 1C).
  • FIG. 1B is a circuitry diagram showing one example of the bit line precharge signal generator 140 shown in FIG. 1A.
  • an input signal bsx_u represents a signal which activates an output signal blequ.
  • FIG. 1C is a circuitry diagram showing one example of a conventional bit line sense amplifier.
  • the bit line sense amplifier is included in the bit line sense amplifier array of FIG. 1A.
  • the bit line sense amplifier includes an amplifier, a first bit line equalizing transistor N 1 , first bit line isolation transistors N 11 and N 12 , second bit line isolation transistors N 21 and N 22 , a second bit line equalizing transistor N 2 , and bit line precharge transistors N 3 and N 4 .
  • the first bit line equalizing transistor N 1 is arranged at an upper portion of the amplifier.
  • the first bit line isolation transistors N 11 and N 12 are arranged between the amplifier and the first bit line equalizing transistor N 1 .
  • the second bit line isolation transistors N 21 and N 22 are arranged at a lower portion of the amplifier.
  • the second bit line equalizing transistor N 2 is arranged at the lower portion of the amplifier.
  • the bit line precharge transistors N 3 and N 4 are arranged between the amplifier and the second bit line isolation transistors N 21 and N 22 .
  • the first bit line equalizing transistor N 1 is driven by the signal blequ.
  • the second bit line equalizing transistor N 2 is driven by the signal bleqd.
  • the bit line precharge transistors N 3 and N 4 are driven by the signal blq.
  • control signals C 1 and C 2 function to connect the bit lines BL and /BL to the amplifier.
  • data of the bit lines BL and /BL are transferred to a sense amplifier.
  • the sense amplifier amplifies the data.
  • data transferred to the amplifier are transferred to the bit lines BL and /BL.
  • the signal blequ and the signal bleqd are signals for controlling bit lines which are located at upper and lower cell arrays.
  • bit line signals blp, bleqd, and blequ outputted from the bit line precharge signal generator are transferred to the bit line sense amplifier array, the signal line becomes longer, thus increasing a line resistance and causing difficulties for a layout.
  • bit line precharge signal blp As known in prior art, referring to FIG. 1C, the bit line precharge signal blp, the bit line equalize down signal blequ, and the bit line equalize up signal blequ are applied to gates of the bit line precharge transistors N 3 and N 4 , a gate of the second equalizing transistor N 2 , and a gate of the first equalizing transistor N 1 to switch a bit line pair.
  • the transistors functioning as switching means are located between the bit line pair.
  • the bit line signals blp, bleqd, and blequ are applied to a gate of a corresponding transistor to turn on/off the corresponding transistor. When the transistors are turned on, the bit line pair are equalized at a constant voltage.
  • FIG. 1C As known in prior art, referring to FIG. 1C, the bit line precharge signal blp, the bit line equalize down signal blequ, and the bit line equalize up signal blequ are applied to gates of the bit line precharge transistors N
  • one bit line sense amplifier array includes a plurality of bit line sense amplifiers. Bit line signals are applied to corresponding transistors N 1 , N 2 , N 3 , and N 4 . However, since a capacitance component exists in gates of the transistors which receive the bit line signals, an RC time delay occurs due to a resistance component of a signal line of the bit line and the capacitance component existing in gates of the transistors which receive the bit line signals.
  • the signal line is long in order to increase the resistance component, and (2) since a plurality of bit line sense amplifier arrays are connected to the signal line in parallel, the capacitance component is increased, thus increasing a time delay during the applying of the bit line signal.
  • an object of the present invention is to provide a bit line precharge signal generator for a memory device, which reduces a resistance component of a signal line by shortening the length of a signal line transferring bit line signals, and reduces an RC time delay.
  • Another object of the present invention is to provide a bit line signal generator which substitutes one bit line signal for a plurality of bit line signals blp, bleqd, and blequ in order to reduce the number of signal lines and the number of signals.
  • bit line precharge signal generator for a memory device, the memory device having a plurality of bit line sense amplifier arrays, the bit line precharge signal generator comprising: a control signal generator for generating a first control signal; and a plurality of bit line precharge signal drivers being controlled by the first control signal from the control signal generator, wherein each of the bit line precharge signal drivers applies a second signal to the bit line sense amplifier array which is adjacent to the bit line precharge signal driver.
  • the plurality of bit line precharge signal drivers are arranged alternately with respect to the plurality of bit line sense amplifier arrays. More preferably, each of the bit line sense amplifier arrays includes a plurality of bit line sense amplifiers, and the second signal is applied to each of the plurality of bit line sense amplifiers. Most preferably, the second signal is a bit line precharge signal which is necessary to the plurality of bit line sense amplifiers.
  • each of the plurality of bit line sense amplifiers includes an amplifier; a first bit line equalizing transistor arranged at an upper portion of the amplifier; first bit line isolation transistors arranged between the amplifier and the first bit line equalizing transistor; second bit line isolation transistors arranged at a lower portion of the amplifier; a second bit line equalizing transistor arranged at the lower portion of the amplifier; and bit line precharge transistors arranged between the amplifier and the second bit line isolation transistors, wherein the first and second bit line equalizing transistors, and the bit line precharge transistors are driven by the second signal.
  • FIG. 1A is a block diagram showing a path in which precharge signals generated by a conventional precharge signal generator are applied to bit line sense amplifier arrays;
  • FIG. 1B is a circuitry diagram showing one example of the bit line precharge signal generator shown in FIG. 1A;
  • FIG. 1C is a circuitry diagram showing one example of a conventional bit line sense amplifier
  • FIG. 2A is a block diagram showing a configuration of a bit line precharge signal generator for a memory device according to an embodiment of the present invention
  • FIG. 2B is a circuit diagram showing an example of a control signal generator shown in FIG. 1A;
  • FIG. 3 is a view for illustrating that each of the bit line sense amplifier arrays has a plurality of bit line sense amplifiers
  • FIG. 4 is a circuitry diagram showing one example of the bit line precharge signal driver shown in FIG. 2A.
  • FIG. 2A is a block diagram showing a configuration of a bit line precharge signal generator for a memory device according to an embodiment of the present invention.
  • the control signal generator 330 generates a bit line precharge enable signal blp_en.
  • the plurality of bit line precharge signal drivers 320 , 322 , 324 , and 326 are controlled by the bit line precharge enable signal blp_en from the control signal generator 330 .
  • FIG. 2B is a circuit diagram showing an example of a control signal generator 330 shown in FIG. 1A.
  • input signals bsx_u and bsx_d are both at high levels, and the control signal generator 330 outputs a signal blp_end of a low level.
  • the plurality of bit line sense amplifier arrays 310 alternate with the plurality of bit line precharge signal drivers. That is, the bit line sense amplifier array 310 is adjacently located at a left side of the bit line precharge signal driver 320 .
  • the bit line precharge signal driver 322 is adjacently located at a left side of the bit line sense amplifier array 310 .
  • the bit line sense amplifier array 312 is adjacently located at a left side of the bit line precharge signal driver 322 .
  • the remaining bit line precharge signal drivers and the remaining bit line sense amplifier arrays are placed in alternation with each other.
  • Each of the bit line precharge signal drivers 320 , 322 , 324 , and 326 applies a bit line precharge signal blp to the bit line sense amplifier arrays 310 , 312 , 314 , and 316 which are adjacent to the bit line precharge signal drivers 320 , 322 , 324 , and 326 .
  • control signal generator 330 controls the bit line precharge signal drivers 320 , 322 , 324 , and 326 , when the bit line precharge signal drivers 320 , 322 , 324 , and 326 are enabled according to the bit line precharge enable signal blp_en from the control signal generator 330 , the bit line precharge signal drivers 320 , 322 , 324 , and 326 apply the bit line precharge enable signal blp_en to the bit line sense amplifier arrays 310 , 312 , 314 , and 316 , respectively.
  • FIG. 3 is a view for illustrating each of the bit line sense amplifier arrays having a plurality of bit line sense amplifiers.
  • the bit line sense amplifier array 312 of FIG. 2A receives the bit line precharge signals blp from the bit line precharge signal drivers 322 and 324 which are both adjacent to the bit line sense amplifier array 312 .
  • the conventional bit line precharge signal generator shown in FIG. 1A generates and applies three signals blp, bleqd, and blequ to each bit line sense amplifier array.
  • the bit line precharge signal driver according to the present invention shown in FIGS. 2A and 4 outputs one bit line precharge signal blp.
  • the bit line precharge signal blp is commonly used for three signals blp, bleqd, and blequ.
  • the three signals blp, bleqd, and blequ are all at high or low levels, different from the logic levels in the conventional bit line precharge signal generator.
  • bit line sense amplifier is identical with that of the conventional bit line sense amplifier. Signals applied to the bit line sense amplifier according to an embodiment of the present invention are different from those of the conventional bit line sense amplifier.
  • the bit line sense amplifier according to the present invention includes an amplifier, a first bit line equalizing transistor N 1 , first bit line isolation transistors N 11 and N 12 , second bit line isolation transistors N 21 and N 22 , a second bit line equalizing transistor N 2 , and bit line precharge transistors N 3 and N 4 .
  • the first bit line equalizing transistor N 1 is arranged at an upper portion of the amplifier.
  • the first bit line isolation transistors N 11 and N 12 are arranged between the amplifier and the first bit line equalizing transistor N 1 .
  • the second bit line isolation transistors N 21 and N 22 are arranged at a lower portion of the amplifier.
  • the second bit line equalizing transistor N 2 is arranged at the lower portion of the amplifier.
  • the bit line precharge transistors N 3 and N 4 are arranged between the amplifier and the second bit line isolation transistors N 21 and N 22 .
  • the first and second bit line equalizing transistors N 1 and N 2 , and the bit line precharge transistors N 3 and N 4 are driven by one signal blp.
  • the signals blp, blequ, bleqd, C 1 , and C 1 all have high levels. Also, during an active operation for amplifying upper bit lines BL and /BL, the signal blequ is at a low level, the signal bleqd is at a high level, the signal blp is at a low level, the signal C 1 is at a high level, and the signal C 2 is at a low level.
  • the reason why the signal bleqd is at a high level during the amplification of the upper bit lines BL and /BL is that the signal C 2 is at a low level and the lower bit lines insulate from the upper bit lines and the amplifier.
  • the logic state of the signal bleqd has no effect on the operation of the sense amplifier.
  • the reason why the signal bleqd is maintained at a high level during the amplification of the upper bit lines is, because it is unnecessary to change the signal bleqd of the high level during the precharge operation to a low level.
  • three signals blp, blequ, and bleqd are related to the bit line precharge signal.
  • the bit line precharge signal driver uses all the three signals blp, blequ, and bleqd, the number of signals outputted from the bit line precharge signal driver is 6 . Since the number of signal lines applied to a bit line sense amplifier area is closely related to the performance of the memory device, it is not preferable to increase the number of signals outputted from the bit line precharge signal driver.
  • the first and second equalizing transistors N 1 and N 2 and the bit line precharge transistors N 3 and N 4 are driven according to three signals blequ, bleqd, and blp, whereas they are driven by one signal blp in the present invention.
  • FIG. 4 is a circuitry diagram showing one example of the bit line precharge signal driver shown in FIG. 2A.
  • the bit line precharge signal driver is a CMOS inverter which has a PMOS transistor P 1 and an NMOS transistor N 1 .
  • the bit line precharge signal blp of a low level is outputted when a control signal of a high level is applied to the bit line precharge signal driver, whereas the bit line precharge signal blp of a high level is outputted when a control signal of a low level is applied to the bit line precharge signal driver.
  • the RC time delay according to the present invention is obtained by summing a multiplication of a resistance of a line and capacities of gates and a multiplication of a resistance of an output signal line of each bit line precharge signal driver and a capacitance of a bit line sense amplifier array.
  • the bit line enable signal blp_en is transferred to the line.
  • the gates are formed at input terminals of a plurality of bit line precharge signal drivers shown in FIG. 4.
  • the bit line sense amplifiers array receives an output signal of an output signal line of each bit line precharge signal driver. Accordingly, the RC time delay according to the present invention is less than that of the conventional bit line precharge signal generator shown in FIG. 1A.
  • bit line precharge signal generator when using the bit line precharge signal generator according to the present invention, a necessary operation is performed within a short time, and unnecessary signal lines are reduced. As a result, a total layout area is reduced.

Abstract

Disclosed is a bit line precharge signal generator for a memory device, which reduces a resistance component of a signal line by shortening the length of a signal line transferring bit line signals, and reduces an RC time delay. Control signal generator generates a first control signal. A plurality of bit line precharge signal drivers are controlled by first control signal from control signal generator. Each of the bit line precharge signal drivers applies a second signal to the bit line sense amplifier array which is adjacent to bit line precharge signal driver. By using bit line precharge signal generator, a necessary operation is performed within a short time, and unneccessary signal lines are reduced. As a result, a total layout area is reduced.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a bit line precharge signal generator for a memory device, and more particularly to a bit line precharge signal generator for a memory device which reduces a time delay occurring in a bit line. [0002]
  • 2. Description of the Prior Art [0003]
  • As generally known in the art, a memory device such as a DRAM, SDRAM, or DDR DRAM transfers data stored in a memory cell to a bit line during a reading operation. A bit line sense amplifier senses and amplifies the data, transfers the data through a data line, and precharges a bit line. Then the memory device prepares a next operation. [0004]
  • In the same manner, the memory device transfers data to the bit line through a data bus during the writing operation. The bit line sense amplifier senses the data, stores it in the memory cell, and precharges the bit line. Then the memory device prepares the next operation. [0005]
  • At this time, a bit line precharge signal generator generates a signal for precharging the bit line. [0006]
  • FIG. 1A is a block diagram showing a path in which precharge signals blp, bleqd, and blequ generated by a conventional [0007] precharge signal generator 140 are applied to a plurality of bit line sense amplifier arrays 100, 110, 120, and 130.
  • As shown in FIG. 1A, the [0008] precharge signal generator 140 generates and outputs the precharge signals blp, bleqd, and blequ to the plurality of bit line sense amplifier arrays 100, 110, 120, and 130. Each of the bit line sense amplifier arrays 100 includes a plurality of bit line sense amplifiers. The signal blp denotes a bit line precharge signal, the signal bleqd denotes a bit line equalize down signal, and the signal blequ denotes a bit line equalize up signal. Memory cell arrays are located at both sides of the bit line sense amplifier. The signals bleqd and blequ are signals for controlling bit lines which are located at upper and lower memory cell arrays, respectively (FIG. 1C).
  • FIG. 1B is a circuitry diagram showing one example of the bit line [0009] precharge signal generator 140 shown in FIG. 1A. In FIG. 1B, an input signal bsx_u represents a signal which activates an output signal blequ.
  • FIG. 1C is a circuitry diagram showing one example of a conventional bit line sense amplifier. The bit line sense amplifier is included in the bit line sense amplifier array of FIG. 1A. [0010]
  • As shown in FIG. 1C, the bit line sense amplifier includes an amplifier, a first bit line equalizing transistor N[0011] 1, first bit line isolation transistors N11 and N12, second bit line isolation transistors N21 and N22, a second bit line equalizing transistor N2, and bit line precharge transistors N3 and N4.
  • The first bit line equalizing transistor N[0012] 1 is arranged at an upper portion of the amplifier. The first bit line isolation transistors N11 and N12 are arranged between the amplifier and the first bit line equalizing transistor N1. The second bit line isolation transistors N21 and N22 are arranged at a lower portion of the amplifier. The second bit line equalizing transistor N2 is arranged at the lower portion of the amplifier. The bit line precharge transistors N3 and N4 are arranged between the amplifier and the second bit line isolation transistors N21 and N22.
  • The first bit line equalizing transistor N[0013] 1 is driven by the signal blequ. The second bit line equalizing transistor N2 is driven by the signal bleqd. The bit line precharge transistors N3 and N4 are driven by the signal blq.
  • In FIG. 1C, control signals C[0014] 1 and C2 function to connect the bit lines BL and /BL to the amplifier. For example, during the reading operation, data of the the bit lines BL and /BL are transferred to a sense amplifier. The sense amplifier amplifies the data. During the writing operation, data transferred to the amplifier are transferred to the bit lines BL and /BL.
  • As described above, the signal blequ and the signal bleqd are signals for controlling bit lines which are located at upper and lower cell arrays. [0015]
  • When the signal blp of a high level is applied to the bit line sense amplifier, the voltage of the bit line in which the amplifier is located is equalized by a control voltage vblp. [0016]
  • The sense amplifier shown in FIG. 1C will be apparent to a person having ordinary skill in the art and having studied such a memory device, so description of details thereof will be omitted. [0017]
  • However, operations of the conventional bit line sense amplifier array and bit line precharge generator of FIGS. 1A and 1B have problems as follows. [0018]
  • (1) Since a plurality of bit line signals blp, bleqd, and blequ outputted from the bit line precharge signal generator are transferred to the bit line sense amplifier array, the signal line becomes longer, thus increasing a line resistance and causing difficulties for a layout. [0019]
  • (2) As known in prior art, referring to FIG. 1C, the bit line precharge signal blp, the bit line equalize down signal blequ, and the bit line equalize up signal blequ are applied to gates of the bit line precharge transistors N[0020] 3 and N4, a gate of the second equalizing transistor N2, and a gate of the first equalizing transistor N1 to switch a bit line pair. The transistors functioning as switching means are located between the bit line pair. The bit line signals blp, bleqd, and blequ are applied to a gate of a corresponding transistor to turn on/off the corresponding transistor. When the transistors are turned on, the bit line pair are equalized at a constant voltage. In FIG. 1A, one bit line sense amplifier array includes a plurality of bit line sense amplifiers. Bit line signals are applied to corresponding transistors N1, N2, N3, and N4. However, since a capacitance component exists in gates of the transistors which receive the bit line signals, an RC time delay occurs due to a resistance component of a signal line of the bit line and the capacitance component existing in gates of the transistors which receive the bit line signals.
  • As shown in FIG. 1A, since a plurality of sense amplifier arrays are connected to each bit line signal in parallel, the capacitance component is increased to cause a significant RC time delay. [0021]
  • As stated previously, according to the conventional bit line precharge signal generator, (1) the signal line is long in order to increase the resistance component, and (2) since a plurality of bit line sense amplifier arrays are connected to the signal line in parallel, the capacitance component is increased, thus increasing a time delay during the applying of the bit line signal. [0022]
    • SUMMARY OF THE INVENTION
  • Accordingly, the present invention has been made to solve the above-mentioned problems occurring in the prior art, and an object of the present invention is to provide a bit line precharge signal generator for a memory device, which reduces a resistance component of a signal line by shortening the length of a signal line transferring bit line signals, and reduces an RC time delay. [0023]
  • Another object of the present invention is to provide a bit line signal generator which substitutes one bit line signal for a plurality of bit line signals blp, bleqd, and blequ in order to reduce the number of signal lines and the number of signals. [0024]
  • In accordance with the present invention, there is provided a bit line precharge signal generator for a memory device, the memory device having a plurality of bit line sense amplifier arrays, the bit line precharge signal generator comprising: a control signal generator for generating a first control signal; and a plurality of bit line precharge signal drivers being controlled by the first control signal from the control signal generator, wherein each of the bit line precharge signal drivers applies a second signal to the bit line sense amplifier array which is adjacent to the bit line precharge signal driver. [0025]
  • Preferably, the plurality of bit line precharge signal drivers are arranged alternately with respect to the plurality of bit line sense amplifier arrays. More preferably, each of the bit line sense amplifier arrays includes a plurality of bit line sense amplifiers, and the second signal is applied to each of the plurality of bit line sense amplifiers. Most preferably, the second signal is a bit line precharge signal which is necessary to the plurality of bit line sense amplifiers. [0026]
  • Also, each of the plurality of bit line sense amplifiers includes an amplifier; a first bit line equalizing transistor arranged at an upper portion of the amplifier; first bit line isolation transistors arranged between the amplifier and the first bit line equalizing transistor; second bit line isolation transistors arranged at a lower portion of the amplifier; a second bit line equalizing transistor arranged at the lower portion of the amplifier; and bit line precharge transistors arranged between the amplifier and the second bit line isolation transistors, wherein the first and second bit line equalizing transistors, and the bit line precharge transistors are driven by the second signal.[0027]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects, features and advantages of the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which: [0028]
  • FIG. 1A is a block diagram showing a path in which precharge signals generated by a conventional precharge signal generator are applied to bit line sense amplifier arrays; [0029]
  • FIG. 1B is a circuitry diagram showing one example of the bit line precharge signal generator shown in FIG. 1A; [0030]
  • FIG. 1C is a circuitry diagram showing one example of a conventional bit line sense amplifier; [0031]
  • FIG. 2A is a block diagram showing a configuration of a bit line precharge signal generator for a memory device according to an embodiment of the present invention; [0032]
  • FIG. 2B is a circuit diagram showing an example of a control signal generator shown in FIG. 1A; [0033]
  • FIG. 3 is a view for illustrating that each of the bit line sense amplifier arrays has a plurality of bit line sense amplifiers; and [0034]
  • FIG. 4 is a circuitry diagram showing one example of the bit line precharge signal driver shown in FIG. 2A.[0035]
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Hereinafter, a preferred embodiment of the present invention will be described with reference to the accompanying drawings. In the following description and drawings, the same reference numerals are used to designate the same or similar components, and so repetition of the description on the same or similar components will be omitted. [0036]
  • FIG. 2A is a block diagram showing a configuration of a bit line precharge signal generator for a memory device according to an embodiment of the present invention. [0037]
  • As shown in FIG. 2A, the bit line precharge signal generator includes a control signal generator (=bit line precharge signal generator) [0038] 330 and a plurality of bit line precharge signal drivers 320, 322, 324, and 326.
  • The [0039] control signal generator 330 generates a bit line precharge enable signal blp_en. The plurality of bit line precharge signal drivers 320, 322, 324, and 326 are controlled by the bit line precharge enable signal blp_en from the control signal generator 330.
  • FIG. 2B is a circuit diagram showing an example of a [0040] control signal generator 330 shown in FIG. 1A. As shown in FIG. 2B, input signals bsx_u and bsx_d are both at high levels, and the control signal generator 330 outputs a signal blp_end of a low level. The plurality of bit line sense amplifier arrays 310 alternate with the plurality of bit line precharge signal drivers. That is, the bit line sense amplifier array 310 is adjacently located at a left side of the bit line precharge signal driver 320. The bit line precharge signal driver 322 is adjacently located at a left side of the bit line sense amplifier array 310. The bit line sense amplifier array 312 is adjacently located at a left side of the bit line precharge signal driver 322. The remaining bit line precharge signal drivers and the remaining bit line sense amplifier arrays are placed in alternation with each other.
  • Each of the bit line [0041] precharge signal drivers 320, 322, 324, and 326 applies a bit line precharge signal blp to the bit line sense amplifier arrays 310, 312, 314, and 316 which are adjacent to the bit line precharge signal drivers 320, 322, 324, and 326.
  • As noted above, since the [0042] control signal generator 330 controls the bit line precharge signal drivers 320, 322, 324, and 326, when the bit line precharge signal drivers 320, 322, 324, and 326 are enabled according to the bit line precharge enable signal blp_en from the control signal generator 330, the bit line precharge signal drivers 320, 322, 324, and 326 apply the bit line precharge enable signal blp_en to the bit line sense amplifier arrays 310, 312, 314, and 316, respectively.
  • FIG. 3 is a view for illustrating each of the bit line sense amplifier arrays having a plurality of bit line sense amplifiers. [0043]
  • As shown in FIG. 3, the bit line [0044] sense amplifier array 312 of FIG. 2A receives the bit line precharge signals blp from the bit line precharge signal drivers 322 and 324 which are both adjacent to the bit line sense amplifier array 312. The conventional bit line precharge signal generator shown in FIG. 1A generates and applies three signals blp, bleqd, and blequ to each bit line sense amplifier array. However, the bit line precharge signal driver according to the present invention shown in FIGS. 2A and 4 outputs one bit line precharge signal blp. The bit line precharge signal blp is commonly used for three signals blp, bleqd, and blequ.
  • Accordingly, in an embodiment of the present invention, the three signals blp, bleqd, and blequ are all at high or low levels, different from the logic levels in the conventional bit line precharge signal generator. [0045]
  • Namely, a configuration of the bit line sense amplifier according to an embodiment of the present invention is identical with that of the conventional bit line sense amplifier. Signals applied to the bit line sense amplifier according to an embodiment of the present invention are different from those of the conventional bit line sense amplifier. The bit line sense amplifier according to the present invention includes an amplifier, a first bit line equalizing transistor N[0046] 1, first bit line isolation transistors N11 and N12, second bit line isolation transistors N21 and N22, a second bit line equalizing transistor N2, and bit line precharge transistors N3 and N4. The first bit line equalizing transistor N1 is arranged at an upper portion of the amplifier. The first bit line isolation transistors N11 and N12 are arranged between the amplifier and the first bit line equalizing transistor N1. The second bit line isolation transistors N21 and N22 are arranged at a lower portion of the amplifier. The second bit line equalizing transistor N2 is arranged at the lower portion of the amplifier. The bit line precharge transistors N3 and N4 are arranged between the amplifier and the second bit line isolation transistors N21 and N22. The first and second bit line equalizing transistors N1 and N2, and the bit line precharge transistors N3 and N4 are driven by one signal blp.
  • That is, in the conventional bit line precharge signal generator, referring to FIG. 1C, during the precharge operation, the signals blp, blequ, bleqd, C[0047] 1, and C1 all have high levels. Also, during an active operation for amplifying upper bit lines BL and /BL, the signal blequ is at a low level, the signal bleqd is at a high level, the signal blp is at a low level, the signal C1 is at a high level, and the signal C2 is at a low level. The reason why the signal bleqd is at a high level during the amplification of the upper bit lines BL and /BL is that the signal C2 is at a low level and the lower bit lines insulate from the upper bit lines and the amplifier. The logic state of the signal bleqd has no effect on the operation of the sense amplifier. In the conventional bit line precharge signal generator, the reason why the signal bleqd is maintained at a high level during the amplification of the upper bit lines, is, because it is unnecessary to change the signal bleqd of the high level during the precharge operation to a low level. As shown in FIG. 1A, three signals blp, blequ, and bleqd are related to the bit line precharge signal.
  • Accordingly, when the bit line precharge signal driver according to the present invention uses all the three signals blp, blequ, and bleqd, the number of signals outputted from the bit line precharge signal driver is [0048] 6. Since the number of signal lines applied to a bit line sense amplifier area is closely related to the performance of the memory device, it is not preferable to increase the number of signals outputted from the bit line precharge signal driver. In the conventional bit line precharge signal generator, the first and second equalizing transistors N1 and N2 and the bit line precharge transistors N3 and N4 are driven according to three signals blequ, bleqd, and blp, whereas they are driven by one signal blp in the present invention.
  • FIG. 4 is a circuitry diagram showing one example of the bit line precharge signal driver shown in FIG. 2A. [0049]
  • As shown in FIG. 4, the bit line precharge signal driver is a CMOS inverter which has a PMOS transistor P[0050] 1 and an NMOS transistor N1. The bit line precharge signal blp of a low level is outputted when a control signal of a high level is applied to the bit line precharge signal driver, whereas the bit line precharge signal blp of a high level is outputted when a control signal of a low level is applied to the bit line precharge signal driver.
  • As shown in FIGS. 2A through 4, the RC time delay according to the present invention is obtained by summing a multiplication of a resistance of a line and capacities of gates and a multiplication of a resistance of an output signal line of each bit line precharge signal driver and a capacitance of a bit line sense amplifier array. The bit line enable signal blp_en is transferred to the line. The gates are formed at input terminals of a plurality of bit line precharge signal drivers shown in FIG. 4. The bit line sense amplifiers array receives an output signal of an output signal line of each bit line precharge signal driver. Accordingly, the RC time delay according to the present invention is less than that of the conventional bit line precharge signal generator shown in FIG. 1A. [0051]
  • As mentioned above, when using the bit line precharge signal generator according to the present invention, a necessary operation is performed within a short time, and unnecessary signal lines are reduced. As a result, a total layout area is reduced. [0052]
  • Although a preferred embodiment of the present invention has been described for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims. [0053]

Claims (5)

What is claimed is:
1. A bit line precharge signal generator for a memory device, the memory device having a plurality of bit line sense amplifier arrays, the bit line precharge signal generator comprising:
a control signal generator for generating a first control signal; and
a plurality of bit line precharge signal drivers being controlled by the first control signal from the control signal generator,
wherein each of the bit line precharge signal drivers applies a second signal to the bit line sense amplifier array which is adjacent to the bit line precharge signal driver.
2. The bit line precharge signal generator according to claim 1, wherein the plurality of bit line precharge signal drivers are arranged alternately with respect to the plurality of bit line sense amplifier arrays.
3. The bit line precharge signal generator according to claim 1, wherein each of the bit line sense amplifier arrays includes a plurality of bit line sense amplifiers, and the second signal is applied to each of the plurality of bit line sense amplifiers.
4. The bit line precharge signal generator according to claim 3, wherein the second signal is a bit line precharge signal, which is necessary for the plurality of bit line sense amplifiers.
5. The bit line precharge signal generator according to claim 3, wherein each of the plurality of bit line sense amplifiers includes:
an amplifier;
a first bit line equalizing transistor arranged at an upper portion of the amplifier;
first bit line isolation transistors arranged between the amplifier and the first bit line equalizing transistor;
second bit line isolation transistors arranged at a lower portion of the amplifier;
a second bit line equalizing transistor arranged at the lower portion of the amplifier; and
bit line precharge transistors arranged between the amplifier and the second bit line isolation transistors,
wherein the first and second bit line equalizing transistors, and the bit line precharge transistors are driven by the second signal.
US10/670,579 2003-06-20 2003-09-25 Bit line precharge signal generator for memory device Expired - Fee Related US7009899B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020030040242A KR100548560B1 (en) 2003-06-20 2003-06-20 Bit line precharge signal generator for a memory device
KR2003-40242 2003-06-20

Publications (2)

Publication Number Publication Date
US20040257895A1 true US20040257895A1 (en) 2004-12-23
US7009899B2 US7009899B2 (en) 2006-03-07

Family

ID=33516425

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/670,579 Expired - Fee Related US7009899B2 (en) 2003-06-20 2003-09-25 Bit line precharge signal generator for memory device

Country Status (2)

Country Link
US (1) US7009899B2 (en)
KR (1) KR100548560B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080106960A1 (en) * 2006-11-06 2008-05-08 Marco Goetz Memory device architecture and method for improved bitline pre-charge and wordline timing
US20080123448A1 (en) * 2006-11-07 2008-05-29 Marco Goetz Memory device architecture and method for high-speed bitline pre-charging
US8174918B2 (en) * 2010-09-23 2012-05-08 Apple Inc. Passgate for dynamic circuitry

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100660871B1 (en) * 2005-07-15 2006-12-26 삼성전자주식회사 Semiconductor memory device having connected bit lines and data shift method thereof
KR100838379B1 (en) 2006-09-29 2008-06-13 주식회사 하이닉스반도체 Semiconductor memory device
KR100853486B1 (en) * 2007-04-06 2008-08-21 주식회사 하이닉스반도체 Semiconductor memory device for controlling bit-line pairs
US7800959B2 (en) * 2008-09-19 2010-09-21 Freescale Semiconductor, Inc. Memory having self-timed bit line boost circuit and method therefor
KR20100042072A (en) * 2008-10-15 2010-04-23 삼성전자주식회사 Semiconductor memory device

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130896A (en) * 1976-03-05 1978-12-19 Hitachi, Ltd. Peripheral circuit in a memory system
US5555523A (en) * 1994-11-11 1996-09-10 Kabushiki Kaisha Toshiba Semiconductor memory device
US5559746A (en) * 1992-12-01 1996-09-24 Nec Corporation Semiconductor memory device
US5594691A (en) * 1995-02-15 1997-01-14 Intel Corporation Address transition detection sensing interface for flash memory having multi-bit cells
US5745422A (en) * 1996-11-12 1998-04-28 International Business Machines Corporation Cross-coupled bitline segments for generalized data propagation
US5757716A (en) * 1995-12-21 1998-05-26 Samsung Electronics Co., Ltd. Integrated circuit memory devices and methods including programmable block disabling and programmable block selection
US5835432A (en) * 1995-08-11 1998-11-10 Nec Corporation Semiconductor memory having a single end type sense amplifier
US5841716A (en) * 1996-09-26 1998-11-24 Nec Corporation Static type semiconductor memory device having a digit-line potential equalization circuit
US6038158A (en) * 1997-11-10 2000-03-14 Texas Instruments Incorporated Semiconductor memory
US6061285A (en) * 1999-11-10 2000-05-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device capable of executing earlier command operation in test mode
US6154402A (en) * 1998-09-07 2000-11-28 Kabushiki Kaisha Toshiba Semiconductor memory device
US6535435B2 (en) * 1997-06-16 2003-03-18 Hitachi, Ltd. Reference voltage generator permitting stable operation
US6597616B2 (en) * 1997-10-10 2003-07-22 Rambus Inc. DRAM core refresh with reduced spike current
US6603692B2 (en) * 2000-06-15 2003-08-05 Nec Electronics Corporation Semiconductor memory device improving data read-out access
US6614712B2 (en) * 2000-02-24 2003-09-02 Fujitsu Limited Semiconductor memory device
US6728125B2 (en) * 2001-10-08 2004-04-27 Hynix Semiconductor Inc. Bit line selection circuit having hierarchical structure

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4130896A (en) * 1976-03-05 1978-12-19 Hitachi, Ltd. Peripheral circuit in a memory system
US5559746A (en) * 1992-12-01 1996-09-24 Nec Corporation Semiconductor memory device
US5555523A (en) * 1994-11-11 1996-09-10 Kabushiki Kaisha Toshiba Semiconductor memory device
US5594691A (en) * 1995-02-15 1997-01-14 Intel Corporation Address transition detection sensing interface for flash memory having multi-bit cells
US5835432A (en) * 1995-08-11 1998-11-10 Nec Corporation Semiconductor memory having a single end type sense amplifier
US5757716A (en) * 1995-12-21 1998-05-26 Samsung Electronics Co., Ltd. Integrated circuit memory devices and methods including programmable block disabling and programmable block selection
US5841716A (en) * 1996-09-26 1998-11-24 Nec Corporation Static type semiconductor memory device having a digit-line potential equalization circuit
US5745422A (en) * 1996-11-12 1998-04-28 International Business Machines Corporation Cross-coupled bitline segments for generalized data propagation
US6535435B2 (en) * 1997-06-16 2003-03-18 Hitachi, Ltd. Reference voltage generator permitting stable operation
US6597616B2 (en) * 1997-10-10 2003-07-22 Rambus Inc. DRAM core refresh with reduced spike current
US6038158A (en) * 1997-11-10 2000-03-14 Texas Instruments Incorporated Semiconductor memory
US6154402A (en) * 1998-09-07 2000-11-28 Kabushiki Kaisha Toshiba Semiconductor memory device
US6061285A (en) * 1999-11-10 2000-05-09 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device capable of executing earlier command operation in test mode
US6614712B2 (en) * 2000-02-24 2003-09-02 Fujitsu Limited Semiconductor memory device
US6603692B2 (en) * 2000-06-15 2003-08-05 Nec Electronics Corporation Semiconductor memory device improving data read-out access
US6728125B2 (en) * 2001-10-08 2004-04-27 Hynix Semiconductor Inc. Bit line selection circuit having hierarchical structure

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080106960A1 (en) * 2006-11-06 2008-05-08 Marco Goetz Memory device architecture and method for improved bitline pre-charge and wordline timing
US7522461B2 (en) 2006-11-06 2009-04-21 Infineon Technologies Flash Gmbh & Co. Kg Memory device architecture and method for improved bitline pre-charge and wordline timing
US20080123448A1 (en) * 2006-11-07 2008-05-29 Marco Goetz Memory device architecture and method for high-speed bitline pre-charging
US8174918B2 (en) * 2010-09-23 2012-05-08 Apple Inc. Passgate for dynamic circuitry

Also Published As

Publication number Publication date
KR20040110784A (en) 2004-12-31
KR100548560B1 (en) 2006-02-02
US7009899B2 (en) 2006-03-07

Similar Documents

Publication Publication Date Title
US6985394B2 (en) Integrated circuit devices including input/output line pairs and precharge circuits and related memory devices
US8699281B2 (en) Semiconductor memory device and method with auxiliary I/O line assist circuit and functionality
KR940008296B1 (en) Sense amplifiercarring out high speed operation
US5053997A (en) Dynamic random access memory with fet equalization of bit lines
KR20030066440A (en) Semiconductor memory device having overdrive bitline sense amplifier therein
US7139185B2 (en) FeRAM having common main bit line
KR100488542B1 (en) semiconductor memory device of enhancing bitline precharge time
US4829483A (en) Method and apparatus for selecting disconnecting first and second bit line pairs for sensing data output from a drain at a high speed
US20040233754A1 (en) Semiconductor memory device having sense amplifier and method for overdriving the sense amplifier
JP2661842B2 (en) Data transmission circuit
US7009899B2 (en) Bit line precharge signal generator for memory device
KR100338847B1 (en) Sense amplifier driving circuit
US6275429B1 (en) Memory device and equalizing circuit for memory device
KR20010001739A (en) A controll circuit for a bit line equalization signal in semiconductor memory
US20040145956A1 (en) Semiconductor memory device having a sub-amplifier configuration
KR100490653B1 (en) Semiconductor memory device for reducing noise
US20040027897A1 (en) Bit line pre-charge circuit of semiconductor memory device
US6735136B2 (en) Semiconductor memory device capable of preventing coupling noise between adjacent bit lines in different columns
KR100484255B1 (en) Semiconductor memory device for reducing noise in operation of sense amplifier
KR100363040B1 (en) Semiconductor memory device with less power consumption
US20090219768A1 (en) Semiconductor memory device having shared bit line sense amplifier scheme and driving method thereof
KR0145859B1 (en) Semiconductor memory device with a column selection means of compressed voltage
KR100842919B1 (en) Semiconductor memory device
KR0164825B1 (en) Semiconductor memory device having non-shared bit line sense amplifier
KR100438672B1 (en) Semiconductor device with sence amplifier for enhancing sencing speed

Legal Events

Date Code Title Description
AS Assignment

Owner name: HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, CHANG HYUK;REEL/FRAME:014550/0316

Effective date: 20030915

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: SK HYNIX INC, KOREA, REPUBLIC OF

Free format text: CHANGE OF NAME;ASSIGNOR:HYNIX SEMICONDUCTOR, INC.;REEL/FRAME:032421/0496

Effective date: 20120413

Owner name: INTELLECTUAL DISCOVERY CO., LTD., KOREA, REPUBLIC

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SK HYNIX INC;REEL/FRAME:032421/0488

Effective date: 20140218

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.)

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.)

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20180307