US20050026443A1 - Method for forming a silicon oxide layer using spin-on glass - Google Patents
Method for forming a silicon oxide layer using spin-on glass Download PDFInfo
- Publication number
- US20050026443A1 US20050026443A1 US10/631,848 US63184803A US2005026443A1 US 20050026443 A1 US20050026443 A1 US 20050026443A1 US 63184803 A US63184803 A US 63184803A US 2005026443 A1 US2005026443 A1 US 2005026443A1
- Authority
- US
- United States
- Prior art keywords
- silicon oxide
- forming
- sog
- oxide layer
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02219—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen
- H01L21/02222—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen the compound being a silazane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
- H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02343—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a liquid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
- H01L21/3121—Layers comprising organo-silicon compounds
- H01L21/3125—Layers comprising organo-silicon compounds layers comprising silazane compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/3165—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76828—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
Definitions
- the present invention relates generally to a method for curing a spin-on glass (SOG) composition including polysilazane to form silicon oxide and, more particularly, to a method for curing a SOG layer with an oxidant solution to form a silicon oxide layer during the manufacture of the semiconductor device.
- SOG spin-on glass
- Integrated circuits are typically manufactured by forming large numbers of transistors, capacitors and other circuit elements on a single substrate. The various transistors and other elements are then electrically interconnected using one or more patterns of conductive material, typically a metal, to achieve the desired circuit function(s).
- conductive material typically a metal
- MOS Metal oxide semiconductor
- bipolar VLSI and ULSI devices tend to include multilevel interconnection structures by which millions of individual transistors are interconnected to produce, for example, DRAM and SRAM devices.
- the surface of the top layer tends to become increasingly irregular and uneven as the circuit elements and interconnection patterns are formed.
- a semiconductor wafer having metal interconnection layers is typically manufactured by forming the underlying circuit elements and then depositing a first insulating layer over the circuit elements. Contact holes are then opened in certain regions of the first insulating layer to permit electrical contact to be made to certain regions of the circuit elements.
- a first metal layer is deposited, patterned and etched to form a first metal pattern. Because the circuit elements tend to present an uneven surface topography, the surface of the first insulating layer formed over those elements will also tend to be uneven. If the first metal layer is formed directly on an uneven first insulation layer, however, the metal layer may tend to exhibit various defects such as thinning or fractures as a result of protrusions and openings present in the underlying insulation layer.
- one or more insulating layers will be formed over the underlying conductive pattern and will tend to exhibit, at least initially, surface roughness reflecting the underlying conductive pattern. If a second metal layer is formed directly on an uneven insulating layer, the second metal layer may also tend to exhibit various defects such as thinning or fractures as a result of the varied topography of the underlying insulation layer.
- conventional semiconductor processes tend to include planarization steps to produce a relatively planar surface on the insulting layer before forming the contact or via openings or depositing the conductive layers.
- the insulating layers formed between successive metal layers may be planarized and thereby improve the uniformity of the metal layer and reduce defects in the resulting metal pattern.
- insulating layer A variety of materials may be utilized as the insulating layer, including, for example, HDP (high-density plasma) CVD oxide layers, O 3 -TEOS (ozone-tetraethylorthosilicate), for filling the trench openings in shallow trench isolation (STI) processes or as an insulating interlayer material arranged between conductive layers.
- HDP high-density plasma
- O 3 -TEOS ozone-tetraethylorthosilicate
- these types of oxide layers tend to exhibit poor gap-filling characteristics, e.g., a layer having bridges, gaps and voids, when the structures being coated have feature sizes consistent with design rules such as those for 0.13 ⁇ m and sub-0.10 ⁇ m devices.
- Various methods have been developed for providing a planarized insulation layer including reflow processes utilizing a borophosphosilicate glass (BPSG) layer, coating processes utilizing a SOG layer and chemical mechanical polishing (CMP) processes for removing material from the wafer surface.
- BPSG borophosphosilicate glass
- CMP chemical mechanical polishing
- BPSG has been utilized as an insulation layer material for filling gaps between the lines in conducting wire
- the nature of the deposited BPSG film may depend primarily on highly equipment-specific deposition parameters.
- gases used in the BPSG deposition process are expensive and severely toxic and, once deposited, the BPSG layer requires a high-temperature reflow process to achieve a more planarized surface.
- BPSG tends to exhibit a higher etch rate in wet etchants, such as HF or BHF solutions, thereby complicating control of the etch process.
- BPSG insulation layers may tend to exhibit increased numbers of defects, such as voids and bridges, that tend to reduce device yield and reliability.
- an etch stop layer may be used to address etch selectivity issues, the formation of the BPSG layer may damage the etch stop layer and the additional layer results in increased process complexity.
- conventional BPSG processes typically utilize a thermal reflow process and/or a CMP process to produce a sufficiently planar surface.
- An alternative to the BPSG processes are those processes that form an insulation layer by spin-coating a SOG composition to form a generally planar SOG layer on the underlying structures.
- U.S. Pat. No. 5,310,720 (issued to Shin et al.) discloses a method in which a polysilazane layer is formed using a SOG composition and then heated in an oxygen atmosphere to form a silicon oxide layer.
- U.S. Pat. No. 6,479,405 (issued to Lee et al.) discloses a method of forming a silicon oxide layer through heat treatment of a SOG layer including PHPS.
- 5,976,618 discloses a method in which an inorganic SOG layer is formed and then subjected to a two-step heat treatment process to convert the SOG layer into a silicon oxide layer.
- Korean Patent Laid-Open Publication No. 2002-45783 discloses a method of forming a SOG layer on a substrate, pre-baking the SOG layer at 50° C. to 350° C. to remove solvent from the SOG layer, hard-baking the SOG layer at 350° C. to 500° C. to reduce the generation of particles, and then annealing the SOG layer at 600° C. to 1200° C. to form an oxide layer.
- the disclosures of each of the documents referenced above are incorporated by reference herein in their entirety.
- U.S. Pat. No. 5,494,978 discloses a method of preparing a defoamed polysilazane utilizing inorganic polysilazane having an average molecular weight of 100-100,000.
- U.S. Pat. No. 5,905,130 discloses a methods of preparing polysilazane by i) reacting a polyaminosilane compound with a polyhydrogenated nitrogen-containing compound in the presence of a base catalyst or by ii) reacting a polyhydrogenated silicon compound with a polyhydrogenated nitrogen-containing compound under a basic solid oxide catalyst.
- the basic backbone structure of polysilazane-based SOG materials includes Si—N, Si—H and N—H bonds.
- Si—N bonds When such materials are heated to a sufficient temperature under the proper atmosphere, typically including oxygen and water vapor, a majority of the Si—N bonds will be converted into (or substituted with) Si—O bonds.
- a relatively simple spin coating process followed by a relatively simple thermal curing process may be utilized to form a SOG layer and then to convert the SOG layer into a silicon oxide layer in a relatively simple and economical manner.
- the cured SOG layer is typically then treated (or annealed) at a higher temperature (about 600° C. to 1200° C.) under an oxidizing atmosphere.
- a higher temperature about 600° C. to 1200° C.
- FIG. 1 is a Fourier Transform Infrared Spectroscopy (FTIR) graph illustrating the absorbance characteristics of a SOG layer both immediately after hard-baking and after the hard-baked SOG layer was maintained for an additional seven days under ambient conditions.
- the SOG layer was formed by depositing a SOG composition on a substrate to a thickness of about 3,400 ⁇ . This deposited SOG layer was then hard-baked at a temperature of about 400° C. for period of between about 10 minutes and about 60 minutes under an oxygen atmosphere and the absorbance characteristics of the resulting layer were evaluated using FTIR. The substrate with the hard-baked SOG layer was then maintained under ambient conditions for seven days and the absorbance characteristics of the aged layer were again evaluated using FTIR. As reflected in FIG. 1 , FTIR trace “a” was obtained immediately after the SOG layer had been hard-baked and FTIR trace “b” was obtained after the hard-baked SOG layer had been aged for seven days.
- FTIR trace “a” was obtained immediately
- FIG. 2A is a graph tracking the changes in the measured thickness ( ⁇ ) and reflective index (R.I.) of a SOG layer over the course of about 24 hours and FIG. 2B is a similar graph tracking changes in thickness and R.I. for about a week.
- FIG. 3A is a graph tracking the changes in the measured etch rate of the SOG layer over the course of about 24 hours and FIG. 3B is a similar graph tracking the changes in the measured etch rate for about a week.
- the SOG layer was formed by depositing a SOG composition on a substrate to a thickness of about 3,400 ⁇ . This deposited SOG layer was then hard-baked at a temperature of about 400° C. for about 60 minutes under an oxidizing atmosphere, typically containing oxygen and/or water vapor.
- the R.I. and thickness of the SOG layer were then repeatedly measured to obtain the data presented in FIGS. 2 A-B.
- the R.I. measurements are denoted by the symbol ⁇ and the thickness measurements are denoted by the symbol ⁇ .
- the etch rate of the aging SOG layer was also repeatedly measured using a wet oxide etchant containing hydrogen fluoride (HF) under substantially constant etch conditions to obtain the data presented in FIGS. 3 A-B for the purpose of examining the SOG etch rate as a function of the delay between the formation of the SOG layer and start of the wet etch.
- HF hydrogen fluoride
- the R.I., thickness and etch rate of the SOG layer vary over time, thus complicating efforts to control the SOG etch process and increasing the chance of overetching or underetching such a SOG layer. Aging in oxidizing atmosphere may prevent such problems, but the aging takes long time to delay manufacturing process.
- the exemplary embodiments of the present invention provide methods for forming silicon oxide layers during the processing of semiconductor devices in which a SOG layer including a polysilazane component is cured using an oxidant solution and typically one or more thermal treatments to convert the SOG layer into a silicon oxide layer.
- the oxidant solution may include one or more oxidants including, for example, ozone, peroxides (such as H 2 O 2 ), permanganates (such as KMnO 4 ), hypochlorites (such as CaCl 2 O 2 and NaClO), chlorites (such as NaClO 2 ), chlorates (such as NaClO 3 ), perchlorates (such as KClO 4 ), hypobromites (such as CaBrO 2 and NaBrO), bromites (such as NaBrO 2 ), bromates (such as NaBrO 3 ), hypoiodites (such as CaI 2 O 2 and NaIO), iodites (such as NaIO 2 ), iodates (such as LiIO 3 , Ca(IO 3 ) 2 and KIO 3 ) and strong acids (such as H 2 SO 4 and HNO 3 ).
- peroxides such as H 2 O 2
- permanganates such as KMnO 4
- hypochlorites such as
- the oxidant concentration in the oxidant solution may range from about 1 ppm to about 40 wt % depending on the oxidant or oxidants selected and the oxidant solution temperature may range from about 5° C. to about 125° C., more typically between about 25° C. and about 80° C. and the oxidant solution may be applied to the SOG layer by any conventional method such as dipping or immersing the semiconductor substrates in an oxidant solution bath, or by applying the oxidant solution to the surface of the SOG layer using spray or puddle techniques.
- FIG. 1 is a Fourier Transform Infrared Spectroscopy (FTIR) graph illustrating the absorbance characteristics of a SOG layer both immediately after hard-baking and after the hard-baked SOG layer was maintained for an additional seven days under ambient conditions;
- FTIR Fourier Transform Infrared Spectroscopy
- FIGS. 2 A-B are graphs reflecting changes in the measured thickness and reflective index (R.I.) of a polysilazane hard-baked SOG layer over the course of about 24 hours and one week respectively;
- FIGS. 3A-3B are graphs tracking the changes in the measured etch rate of the SOG layer over the course of about 24 hours and one week respectively;
- FIGS. 4A-4K are cross-sectional views illustrating a method of forming a silicon oxide layer in a semiconductor manufacturing process according to an exemplary embodiment of the invention
- FIG. 5 is an FTIR diagram showing the light absorbance of a silicon oxide layer formed by curing a SOG layer according to an exemplary embodiment of the invention.
- FIG. 6 is an FTIR diagram showing the light absorbance of a silicon oxide layer formed by curing a SOG layer according to an exemplary embodiment of the invention.
- Exemplary embodiments of the invention provide methods for curing SOG layers using aqueous oxidant solutions to form silicon oxide layers suitable for use in the manufacture of VLSI and ULSI semiconductor devices.
- SOG compositions that may be used in the exemplary embodiments of the invention will typically include a polysilazane, such as perhydropolysilazane (PHPS), having the general formula —(SiH 2 NH 2 ) n — where n represents a positive integer.
- PHPS perhydropolysilazane
- Polysilazanes may be prepared by reacting a halosilane with a Lewis base to obtain a complex compound and then reacting the complex compound with ammonia.
- Polysilazane may also be prepared by: (i) reacting a silicon halide, such as SiC 4 or SiH 2 Cl 2 , with an amine; (ii) polymerizing silazane into polysilazane using an alkali metal halide catalyst; or (iii) dehydrogenating a silane compound utilizing a transition complex metal compound and an amine compound.
- a silicon halide such as SiC 4 or SiH 2 Cl 2
- SOG compositions useful in the exemplary embodiments of the invention will typically include a solution of one or more polysilazane compounds.
- Both inorganic and organic solvents may be used in preparing the SOG compositions, and aromatic, aliphatic or ether-type solvents, such as toluene, benzene, xylene, dibutylether, diethylether, THF (tetrahydrofuran), PGME (propylene glycol methoxy ether), PGMEA (propylene glycol monomethyl ether acetate) and hexane (and other cycloalky compounds) have been found useful.
- aromatic, aliphatic or ether-type solvents such as toluene, benzene, xylene, dibutylether, diethylether, THF (tetrahydrofuran), PGME (propylene glycol methoxy ether), PGMEA (propylene glycol monomethyl ether acetate) and
- the PHPS content of the SOG composition will typically be between about 5 wt % and about 30 wt %.
- SOG solutions having PHPS concentrations above about 30 wt % may exhibit decreased stability that may reduce the useful lifetime of the solution and/or may increase the likelihood of defects such as cracks or a lack of uniformity in the resulting SOG layer.
- SOG compositions having PHPS concentrations below about 5 wt % may increase the difficulty in controlling the thickness of the resulting SOG layer and will increase the volatile organic emissions produced for a given SOG layer thickness.
- SOG compositions useful in exemplary embodiments of the invention may typically comprise between about 5 wt % to about 30 wt % PHPS and about 70 wt % to 95 wt % solvent, based on the total weight of the composition. These SOG compositions may be applied to the surface of a semiconductor substrate using spin coating or spray coating to form a generally planar surface layer.
- the polysilazanes utilized in the present invention may be prepared by any of the methods described above to have range of molecular weights and may be further fractionated according to molecular weight to prepare SOG compositions including specific polysilazane molecular weight ranges.
- PHPS may be synthesized and fractionated to prepare SOG compositions in which the PHPS has a weight average molecular weight between about 1,000 and about 8,000.
- the particular range of weight average molecular weight(s) of the included polysilazane compound(s), the polysilazane content of the SOG composition and the solvent(s) utilized will affect the viscosity of the SOG composition with larger molecules and increasing polysilazane content tending to increase the viscosity.
- the polysilazane(s) incorporated in a SOG composition have a molecular weight dispersion degree, i.e., the ratio of weight average molecular weight to the number average molecular weight, of less than about 3.0, the fractionation efficiency and yield may be depressed.
- the polysilazane(s) incorporated in a SOG composition have a molecular weight dispersion degree greater than about 4.0, the uniformity of a silicon oxide layer formed by curing such a SOG composition may be decreased.
- the SOG composition may also include one or more one compound containing boron, fluorine, phosphorus, arsenic, carbon, oxygen, or mixtures thereof, for the purpose of modifying the properties of the resulting SOG and silicon oxide layers.
- the incorporation of boron compounds and/or phosphorus compounds in a SOG composition may be used to produce silicon oxide layers having characteristics associated with a conventional boron silicate glass (BSG), BPSG, or phosphorous silicate glass (PSG) layer.
- BSG boron silicate glass
- PSG phosphorous silicate glass
- the viscosity of the SOG composition applied to a semiconductor surface may affect the planarity of both the resulting SOG layer and the silicon oxide layer formed by curing the SOG layer. Improved uniformity and planarity may be achieved with SOG compositions having viscosities within a range of about 1 to 10 mPa s at a shear rates between about 10 and about 1,000 1/s.
- oxidant compositions useful for curing the SOG compositions to form silicon oxide will typically be an aqueous oxidant solution.
- the oxidant solution may include one or more oxidants including, for example, ozone, peroxides (such as H 2 O 2 ), permanganates (such as KMnO 4 ), hypochlorites (such as CaCl 2 O 2 and NaClO), chlorites (such as NaClO 2 ), chlorates (such as NaClO 3 ), perchlorates (such as KClO 4 ), hypobromites (such as CaBrO 2 and NaBrO), bromites (such as NaBrO 2 ), bromates (such as NaBrO 3 ), hypoiodites (such as CaI 2 O 2 and NaIO), iodites (such as NaIO 2 ), iodates (such as LiIO 3 , Ca(IO 3 ) 2 and KIO 3 ) and strong acids (such as H 2
- peroxides such as
- the oxidant concentration in the oxidant solution may range from about 1 ppm to about 40 wt % depending on the oxidant or oxidants selected and the oxidant solution temperature may range from about 5° C. to about 125° C., more typically between about 25° C. and about 80° C.
- the oxidant solution may be applied to the SOG layer by dipping or immersing the semiconductor substrates in an oxidant solution bath, or by applying the oxidant solution to the surface of the SOG layer using spray or puddle methods.
- the combination of oxidant(s) and the oxidant solution temperature may be selected to cure the SOG layer being treated within a treatment time of between about one minute and about 30 minutes.
- the oxidant solution may be an aqueous solution of ozone having the concentration between about 1 ppm and about 200 ppm.
- the oxidant solution may be, for example, a solution having an ozone concentration between about 5 ppm and 100 ppm at a temperature of between about 20° C. and 40° C.
- the oxidant solution may be an aqueous solution of hydrogen peroxide having the concentration between about 0.5 wt % and about 30 wt % at a temperature of between about 25° C. and about 90° C.
- the oxidant solution may be an aqueous solution of ammonium hydroxide having the concentration sufficient to establish a weight ratio with the concentration of hydrogen peroxide of between about 1:3 and 1:10.
- a solution of ammonium hydroxide and hydrogen peroxide in a ratio of about 1:4 comprising between about 1 wt % and about 30 wt % of the solution at a temperature between about 30° C. and about 90° C.
- an aqueous solution of hydrogen peroxide and ammonium hydroxide having the concentration of hydrogen peroxide between about 3 wt % and about 10 wt % and the concentration of the ammonium hydroxide between about 0.5 wt % and about 5 wt % at a temperature of between about 40° C. and about 80° C.
- a SOG composition may be coated onto a semiconductor substrate having surface discontinuities to form a SOG coating having a substantially planar surface.
- the surface discontinuities on the semiconductor substrate may result from conductive patterns such as gate electrode structures, capacitor structures, or conductive metal wiring patterns such as word lines or bit lines, which produce a stepped topography on the substrate surface.
- Such stepped topography may also be the result of other structures that result in projecting and/or recessed regions on the substrate surface such as the trench structures formed during the manufacture of shallow trench isolation (STI) structures.
- STI shallow trench isolation
- such a SOG layer can be used to form an insulating silicon oxide layer that may be utilized as an insulation interlayer over and/or between such stepped structures or discontinuities on the substrate surface.
- the substantially planar SOG layer formed on the structures found on the substrate surface may be converted to a substantially planar layer of silicon oxide through treatment with an oxidant solution as well as a hard bake conducted in an oxidizing atmosphere.
- FIGS. 4A-4K are cross-sectional views illustrating a method of forming a series of silicon oxide layers in a semiconductor manufacturing process according to an exemplary embodiment of the invention.
- a p-type substrate 10 comprising a semiconductor material such as silicon (Si)
- Si includes a series of trenches 12 etched into the substrate 10 to define isolation regions.
- the depth and width of the trenches 12 may vary depending on the particular design rules being utilized, but a depth of about 3,600 ⁇ and a width of about 1,250 ⁇ may be exemplary.
- a SOG composition including polysilazane and a solvent may then be applied to the substrate 10 both to fill the trenches 12 and coat the remaining surface of the substrate to form a substantially planar first SOG layer 13 .
- the thickness of the SOG layer may vary depending on the particular semiconductor process, a thickness of about 2,000 ⁇ to 9,000 ⁇ , may be exemplary.
- the first SOG layer 13 may then be pre-baked at a temperature of not more than about 400° C. for a soft bake time sufficient to evaporate substantially all of the first solvent from the SOG coating and thereby form the SOG layer.
- the first SOG layer 13 may be pre-baked at a temperature of about 50° C. to about 350° C. for a time, typically 10 minutes or less, in order to remove the majority of the solvent from the first SOG layer.
- This pre-bake may be conducted at a substantially constant temperature or may be conducted under varying temperatures, for example with the temperature being increased in a linear or stepwise manner over the duration of the pre-bake process.
- the first SOG layer 13 may be subjected to an etchback process to reduce the thickness of the first SOG layer 13 , increase the planarity of the surface and/or expose portions of the surface of the semiconductor substrate 10 .
- the first SOG layer 13 may also be subjected to an additional thermal treatment such as hard bake or main bake.
- the hard bake is conducted in an oxidizing atmosphere that includes oxygen and/or water vapor and, the main bake is conducted in a substantially non-oxidizing atmosphere of, for example, nitrogen and/or argon, or a vacuum.
- the first SOG layer 13 may be subjected to heated at a temperature between about 300° C. and about 600° C.
- the first SOG layer 13 is subjected to a hard bake at a temperature of about 300° C. to about 500° C. for period of between about 10 to about 120 minutes to suppress particle generation in an oxidizing atmosphere.
- a hard bake is conducted in an oxidizing atmosphere, a portion of the PHPS in the first SOG layer formed on the structures is converted to silicon oxide.
- the first SOG layer 13 may then be treated with an oxidant solution at a temperature of about 0° C. to about 200° C. to cure the first SOG layer 13 and form a silicon oxide layer 13 a .
- the oxidant solution may include one or more oxidants including, for example, ozone, peroxides, permanganates, hypochlorites, chlorites, chlorates, perchlorates, hypobromites, bromites, bromates, hypoiodites, iodites, iodates and strong acids.
- Various combinations of treatment duration, temperature, oxidant(s) and oxidant concentration(s) may be utilized to convert the first SOG layer 13 into a first silicon oxide layer 13 a .
- substantially the entire remaining portion of PHPS i.e., that portion that was not converted into silicon oxide when the first SOG layer 13 was baked in an oxidizing atmosphere, is converted to silicon dioxide.
- the first silicon oxide layer 13 a may be subjected to additional processing to reduce the layer thickness, improve surface planarity, remove a portion of the silicon oxide layer and/or expose portions of the substrate.
- the additional processing may remove silicon oxide using a CMP process using abrasive particles of materials such as silica, ceria (CeO 2 ), alumina or manganesia (Mn 2 O 3 ) in an abrasive slurry, a dry etch process utilizing an etchant gas such as NH x F y CF x or CH x F y (wherein x and y denote positive integers), or a wet etch process utilizing an etchant such as a HF solution to etch the silicon oxide.
- a CMP process using abrasive particles of materials such as silica, ceria (CeO 2 ), alumina or manganesia (Mn 2 O 3 ) in an abrasive slurry, a dry etch
- the first silicon oxide layer 13 a may also be subjected to an additional thermal process to increase the density of the layer, e.g., annealed or densified, at a temperature greater than that used for the hard bake process or main bake process.
- the first silicon oxide layer 13 a may be annealed at a temperature of between about 600° C. to about 1200° C. for between about 10 to about 120 minutes.
- This annealing process may be performed under an atmosphere including oxygen, hydrogen, nitrogen, water vapor or a mixture thereof. This higher temperature treatment is possible in this instance because there are no underlying metal structures or patterns that would be damaged by such temperatures.
- an upper portion of the silicon oxide layer 13 a has been removed, typically by utilizing a CMP process or a dry or wet etchback process, to expose the upper surface of the semiconductor substrate 10 while leaving trenches 12 substantially filled with silicon oxide 14 .
- a CMP process or a dry or wet etchback process
- the silicon oxide layer 13 a may be overetched to remove a portion of the silicon oxide filling the trenches 12 and expose upper sidewall portions of the trenches to produce an upper surface 14 a of the silicon oxide that is recessed relative to the upper surface of the semiconductor substrate.
- Such overetching may be used to reduce void generation in the trenches 12 , particularly when coupled with the application of an additional SOG layer that will tend to fill any exposed voids and refill the space opened at the top of the trenches by the overetch.
- an n-type semiconductor region 20 may be formed by doping a region of the semiconductor substrate 10 with an n-type impurity, such as phosphorous or arsenic, in a region intended for forming memory cells (cell array region).
- a p-type well 30 may be formed by doping a region of the semiconductor substrate 10 with a p-type impurity, such as boron, in the cell array region and portions of a peripheral circuit region.
- an n-type well 40 may be formed by doping an n-type impurity, such as phosphorous or arsenic, in portions of the peripheral circuit region.
- an impurity such as boron may then be doped into the p-type well 30 and/or the n-type well 40 .
- the surface portions of the p-type well 30 and/or the n-type well 40 may then be cleaned and the exposed surfaces of semiconductor substrate 10 oxidized to form a gate oxide layer 16 on the surface of the p-type well 30 and/or the n-type well 40 .
- the thickness of the gate oxide layer 16 may vary depending on the particular semiconductor manufacturing process being used, a thickness of between about 40 ⁇ and about 200 ⁇ may be exemplary.
- a polysilicon layer may then be formed on the substrate 10 and the gate oxide layer 16 by depositing polycrystalline silicon doped with an n-type impurity, such as phosphorous, using a low pressure chemical vapor deposition (LPCVD) method.
- LPCVD low pressure chemical vapor deposition
- the thickness of the polysilicon layer may vary depending on the particular semiconductor manufacturing process being used, a thickness of between about 500 ⁇ and about 4,000 ⁇ may be exemplary.
- Tungsten silicide and tungsten layers may then be sequentially formed on the polysilicon layer using a sputtering method.
- the thickness of the tungsten silicide layer and a tungsten layer may vary depending on the particular semiconductor manufacturing process being used, a thicknesses of between about 1,000 ⁇ to about 2,000 ⁇ for each layer may be exemplary.
- a silicon nitride layer may then be deposited on the tungsten layer using a LPCVD, or a plasma enhanced chemical vapor deposition (PECVD) method.
- PECVD plasma enhanced chemical vapor deposition
- the thickness of the silicon nitride layer may vary depending on the particular semiconductor manufacturing process being used, a thicknesses of between about 500 ⁇ to about 2,000 ⁇ may be exemplary.
- a photoresist film may then be formed on the silicon nitride layer and selectively exposed utilizing a mask or other suitable patterning technique.
- the exposed photoresist film may then be developed to form a photoresist pattern 22 for forming gate electrodes. As illustrated in FIG.
- the silicon nitride layer, tungsten layer, tungsten nitride layer, and polysilicon layer may then be sequentially etched by utilizing the photoresist pattern 22 as an etch mask to form gate electrodes 24 Ga, 24 Gb, 24 Gc and word lines 24 WL each including a polysilicon pattern 24 a , a tungsten silicide pattern 24 b , tungsten pattern 24 c , and silicon nitride pattern 24 d .
- gate electrodes 24 Ga and word lines 24 WL are formed in the cell array region and gate electrodes 24 Gb and 24 Gc are formed in the peripheral circuit region.
- the gate electrodes 24 Ga and word lines 24 WL formed on the cell array region may be arranged and configured so that the gaps between adjacent electrodes may range from about 0.4 ⁇ m to about 1 ⁇ m.
- the aspect ratio which is the ratio of the depth with respect to the width of the gap between adjacent structures, such as the gate electrodes 24 Ga and the word lines 24 WL, may range between about 5:1 and about 10:1 in the cell array region.
- the aspect ratio of the gap between the gate electrodes 24 Gb and 24 Gc formed in the peripheral circuit region may be less than 1:1 in exemplary devices.
- a p-type impurity doped region 25 may be formed in the n-type well 40 at both sides of the gate electrode 24 Gc by doping a p-type impurity, such as boron.
- An n-type impurity doped region 27 may be formed in the p-type well 30 at both sides of the gate electrode 24 Gb by doping an n-type impurity, such as phosphorous, arsenic or antimony, into the p-type well 30 .
- an n-type impurity doped region 26 may be formed in the p-type well 20 at both sides of gate electrodes 24 Ga.
- silicon nitride is deposited on the semiconductor substrate 10 using a chemical vapor deposition method to form a silicon nitride layer 32 .
- the thickness of the silicon nitride layer 32 may vary depending on the particular semiconductor manufacturing process being used, a thicknesses of between about 200 ⁇ and about 600 ⁇ may be exemplary.
- the portion of the silicon nitride layer 32 on the cell array region may be covered with a photoresist film, and the silicon nitride layer 32 on the peripheral circuit region may be anisotropically etched to form silicon nitride spacers 32 a adjacent the sidewalls of the gate electrodes 24 Gb and 24 Gc ( FIG. 4F ) in the peripheral circuit region.
- the silicon nitride layer may be etched without a photoresist film to form the silicon nitride spacers on the cell array and the peripheral circuit region.
- p+-type impurity doped regions may be formed by doping a p-type impurity, such as boron, into the n-type well 40 of the peripheral circuit region.
- n+-type impurity doped regions may be formed by doping an n-type impurity, such as phosphorus, arsenic or antimony, into the p-type well 30 of the peripheral circuit region.
- the semiconductor substrate 10 and the various gate electrodes and word line structures formed thereon are then coated with a SOG composition to form a second SOG layer 50 .
- the second SOG layer 50 may be formed using a spin coating method with the thickness being sufficient to cover the gate electrodes 24 Ga, 24 Gb, 24 Gc and word line 24 WL structures. Although the thickness of the second SOG layer will vary depending on the process used and the structures to be covered, a thickness between about 2,000 ⁇ and about 8,200 ⁇ may be exemplary.
- the second SOG layer 50 may then be subjected to the hard-bake or main-bake treatment as described above with regard to the first SOG layer 13 .
- the second SOG layer 50 may be cured using an oxidant solution including one or more oxidants including, for example, ozone, peroxides, permanganates, hypochlorites, chlorites, chlorates, perchlorates, hypobromites, bromites, bromates, hypoiodites, iodites, iodates and strong acids.
- oxidants including, for example, ozone, peroxides, permanganates, hypochlorites, chlorites, chlorates, perchlorates, hypobromites, bromites, bromates, hypoiodites, iodites, iodates and strong acids.
- oxidants including, for example, ozone, peroxides, permanganates, hypochlorites, chlorites, chlorates, perchlorates, hypobromites, bromites, bromates, hypoiodites, iodites, iodates and strong acids.
- Si—N bonds in the second SOG layer 50 are oxidized to form Si—O bonds and convert the second SOG layer 50 into a second silicon oxide layer 50 a .
- the thickness of second silicon oxide layer 50 a may be decreased somewhat during this process, as illustrated in FIG. 4I .
- the second silicon oxide layer 50 a may then be heat-treated (or annealed) at a temperature of about 600° C. to 1200° C. as described above with regard to the first silicon oxide layer 13 a .
- This higher temperature treatment is possible in this instance because the metal patterns present on the substrate are formed from a refractory metal, such as tungsten, that will suffer little damage at such temperatures.
- a metal layer may be formed by depositing a metal, such as aluminum, copper or tungsten, on the second silicon oxide layer 50 a .
- the metal layer may be formed by a sputtering deposition method and may have an exemplary thickness of between about 4,000 ⁇ to about 8,000 ⁇ .
- Metal patterns 52 may be formed by patterning and etching the metal layer utilizing a conventional photolithography process including forming openings in the silicon oxide to expose portions of the gate electrode structures and depositing a metal layer on the silicon oxide.
- a third SOG layer 54 having a substantially planar surface may then be formed on the semiconductor substrate to cover the metal patterns 52 and fill the gaps formed between adjacent metal lines.
- the third SOG layer 54 may be formed by spin coating a SOG composition and may be formed to a range of thicknesses including, for example, between about 3,000 ⁇ and 4,500 ⁇ (as measured on a test or dummy wafer).
- the third SOG layer 54 may be pre-baked in the manner described above with regard to the first and second SOG layers 13 , 50 .
- the third SOG layer 54 may then be cured using an oxidant solution including one or more oxidants as described above with regard to the first and second SOG layers 13 , 50 .
- Various combinations of treatment duration, temperature, oxidant(s) and oxidant concentration(s) may be utilized to convert the third SOG layer 54 into a third silicon oxide layer 54 a having a substantially planar surface.
- an additional conductive layer may be formed by patterning and etching the conductive layer utilizing a conventional photolithography process including forming openings in the silicon oxide to expose portions of the metal layer and depositing a conductive layer on the silicon oxide.
- the light absorbance of a silicon oxide layer formed according to an exemplary embodiment of the invention was evaluated by coating a bare test wafer with a SOG composition including polysilazane to form a SOG layer having a thickness of about 3,400 ⁇ .
- This SOG layer was baked at a temperature of about 400° C. for about 30 minutes under an oxygen atmosphere.
- the light absorbance of the silicon oxide layer immediately after its formation and the light absorbance obtained three days after the curing are substantially identical.
- This result indicates that the silicon oxide layer formed by the wet oxidation of a SOG layer does not exhibit the absorbance in the wavelength regions associated with the presence of N—H, Si—H, Si—N and Si—H bonds that is detected in a conventional baked SOG layer ( FIG. 1 ) and instead indicates that the cured layer includes substantially only Si—O bonds.
- This result also indicates that the silicon oxide layer formed by the wet oxidation of a SOG layer is substantially complete, uniform and relatively stable when compared with a baked SOG layer. This compositional stability may be reflected in more consistent etch rates and dielectric properties in the silicon oxide layer, thereby improving process control and device performance.
- Test wafers having a silicon oxide layer prepared by the wet oxidation of a SOG layer were prepared and the light absorbance characteristics of the resulting cured silicon oxide layer was analyzed using a FTIR method. The results of this analysis are provided in FIG. 6 as trace e.
- Test wafers having cured silicon oxide layers were then annealed in either a nitrogen atmosphere for about one hour at a temperature of 750° C. or in an oxidizing atmosphere for about one hour, again at a temperature of 750° C.
- the light absorbance characteristics of the annealed silicon oxide layers were then analyzed using a FTIR method. The results of this analysis are provided in FIG.
- trace f corresponds to the oxide layer after a nitrogen atmosphere anneal
- trace g corresponds to the oxide layer after an oxidizing atmosphere anneal.
- the FTIR traces e, f and g are plotted with a vertical offset to allow their profiles to be compared more easily.
- the resulting silicon oxide layer is stable and largely unaffected by a subsequent anneal in either an inert atmosphere, such as nitrogen, or an oxidizing atmosphere.
- the FTIR light absorbance data does not reflect wavelength peaks associated with N—H, Si—N and Si—H bonds. Therefore, substantially all of the Si—N bonds in the original SOG layer were oxidized to form Si—O bonds during the wet oxidation curing process.
- a SOG composition including polysilazane according to an exemplary embodiment of the invention was spin coated onto a bare test wafer to form a SOG layer of about 3,400 ⁇ . This SOG layer was then hard-baked at about 400° C. for about 30 minutes, and then cured by immersion in an oxidant solution according to an exemplary embodiment of the invention for about ten minutes, thereby substantially converting the SOG layer into a silicon oxide layer. After measuring the thickness of the resulting silicon oxide layer, the test wafers were wet etched for 20 seconds in a 25° C. aqueous solution of buffered oxide etchant (NH 4 F+HF buffered solution). The thickness of the remaining silicon oxide layer was then measured and subtracted from the initial measurement to determine the amount removed. The amount removed during the etch was determined to be about 1570 ⁇ .
- buffered oxide etchant NH 4 F+HF buffered solution
- Test wafers having silicon oxide layers were prepared according to the procedure described above with regard to Experiment 1. The test wafers were then held under ambient conditions for one day after converting the SOG layer into the silicon oxide layer. After the hold period was completed, the test wafers were etched as described with regard to Experiment 1 and the amount removed during the etch was determined to be about 1530 ⁇ .
- Test wafers having silicon oxide layers were prepared according to the procedure described above with regard to Experiment 1. The test wafers were then held under ambient conditions for two days after converting the SOG layer into the silicon oxide layer. After the hold period was completed, the test wafers were etched as described with regard to Experiment 1 and the amount removed during the etch was determined to be about 1520 ⁇ .
- a SOG composition including polysilazane according to an exemplary embodiment of the invention was spin coated onto a bare test wafer to form a SOG layer of about 3,400 ⁇ . This SOG layer was then hard-baked at about 400° C. for about 30 minutes, and then the test wafers were held under ambient conditions for a period of two days. After the hold period was completed, the SOG layers on the test wafers were cured by immersion in an oxidant solution according to an exemplary embodiment of the invention for about ten minutes, thereby substantially converting the SOG layer into a silicon oxide layer. After measuring the thickness of the resulting silicon oxide layer, the test wafers were held for an additional period of one day under ambient conditions.
- test wafers were wet etched for 20 seconds in a 25° C. aqueous solution of buffered oxide etchant (NH 4 F+HF buffered solution). The thickness of the remaining silicon oxide layer was then measured and subtracted from the initial measurement to determine the amount removed during the etch. The amount removed during the etch was determined to be about 1590 ⁇ .
- buffered oxide etchant NH 4 F+HF buffered solution
- a SOG composition including polysilazane was spin coated onto a bare test wafer to form a SOG layer of about 3,400 ⁇ . This SOG layer was then pre-baked at about 400° C. for about 30 minutes. After measuring the thickness of the hard-baked SOG layer, the test wafers were wet etched for 20 seconds in a 25° C. aqueous solution of buffered oxide etchant (NH 4 F+HF buffered solution). The thickness of the remaining SOG layer was then measured and subtracted from the initial measurement to determine the amount removed during the etch. The amount removed during the etch was determined to be about 2670 ⁇ .
- buffered oxide etchant NH 4 F+HF buffered solution
- Test wafers having SOG layers were prepared according to the procedure described above with regard to Comparative Experiment 1. The test wafers with their hard-baked SOG layers were then held under ambient conditions for one day. After the hold period was completed, the test wafers were etched as described in Comparative Experiment 1 and the amount removed during the etch was determined to be about 1290 ⁇ .
- the resulting silicon oxide layer exhibits a substantially constant etch rate even if there is a substantial delay between the time of the SOG layer application and conversion or between conversion and etch.
- the exemplary embodiments of the invention thus make the silicon oxide layer cured in reduced time and provide a process for converting a SOG layer to a stable silicon oxide layer that may provide reduced variability with regard to subsequent etching processes when compared with conventional uncured SOG layers.
Abstract
Description
- 1. Field of the Invention
- The present invention relates generally to a method for curing a spin-on glass (SOG) composition including polysilazane to form silicon oxide and, more particularly, to a method for curing a SOG layer with an oxidant solution to form a silicon oxide layer during the manufacture of the semiconductor device.
- 2. Description of the Related Art
- The design and manufacture of semiconductor devices continues to improve and produce semiconductor devices having higher operating speeds and larger storage capacities. In order to expand upon the current generation of semiconductor devices, efforts are continuing to develop improved designs and processes for increasing density, improving reliability, reducing cost and/or reducing response time.
- Integrated circuits are typically manufactured by forming large numbers of transistors, capacitors and other circuit elements on a single substrate. The various transistors and other elements are then electrically interconnected using one or more patterns of conductive material, typically a metal, to achieve the desired circuit function(s). Metal oxide semiconductor (MOS) and bipolar VLSI and ULSI devices, for example, tend to include multilevel interconnection structures by which millions of individual transistors are interconnected to produce, for example, DRAM and SRAM devices. During the process of forming such multilevel interconnection structures, the surface of the top layer tends to become increasingly irregular and uneven as the circuit elements and interconnection patterns are formed.
- For example, a semiconductor wafer having metal interconnection layers is typically manufactured by forming the underlying circuit elements and then depositing a first insulating layer over the circuit elements. Contact holes are then opened in certain regions of the first insulating layer to permit electrical contact to be made to certain regions of the circuit elements. A first metal layer is deposited, patterned and etched to form a first metal pattern. Because the circuit elements tend to present an uneven surface topography, the surface of the first insulating layer formed over those elements will also tend to be uneven. If the first metal layer is formed directly on an uneven first insulation layer, however, the metal layer may tend to exhibit various defects such as thinning or fractures as a result of protrusions and openings present in the underlying insulation layer.
- Similarly, when one or more additional conductive patterns are utilized, one or more insulating layers will be formed over the underlying conductive pattern and will tend to exhibit, at least initially, surface roughness reflecting the underlying conductive pattern. If a second metal layer is formed directly on an uneven insulating layer, the second metal layer may also tend to exhibit various defects such as thinning or fractures as a result of the varied topography of the underlying insulation layer.
- Because defects in any of the metal patterns will tend to depress both the yield and the reliability of the resulting semiconductor devices, conventional semiconductor processes tend to include planarization steps to produce a relatively planar surface on the insulting layer before forming the contact or via openings or depositing the conductive layers. When more than one metal interconnection layer is used, the insulating layers formed between successive metal layers may be planarized and thereby improve the uniformity of the metal layer and reduce defects in the resulting metal pattern.
- A variety of materials may be utilized as the insulating layer, including, for example, HDP (high-density plasma) CVD oxide layers, O3-TEOS (ozone-tetraethylorthosilicate), for filling the trench openings in shallow trench isolation (STI) processes or as an insulating interlayer material arranged between conductive layers. However, these types of oxide layers tend to exhibit poor gap-filling characteristics, e.g., a layer having bridges, gaps and voids, when the structures being coated have feature sizes consistent with design rules such as those for 0.13 μm and sub-0.10 μm devices.
- Various methods have been developed for providing a planarized insulation layer including reflow processes utilizing a borophosphosilicate glass (BPSG) layer, coating processes utilizing a SOG layer and chemical mechanical polishing (CMP) processes for removing material from the wafer surface.
- Although BPSG has been utilized as an insulation layer material for filling gaps between the lines in conducting wire, the nature of the deposited BPSG film may depend primarily on highly equipment-specific deposition parameters. In addition, gases used in the BPSG deposition process are expensive and severely toxic and, once deposited, the BPSG layer requires a high-temperature reflow process to achieve a more planarized surface. Further, compared with other oxides, BPSG tends to exhibit a higher etch rate in wet etchants, such as HF or BHF solutions, thereby complicating control of the etch process.
- As the device packing density increases and the design rule sizing decreases for memory devices having capacities on the order of 256 megabits or more, BPSG insulation layers may tend to exhibit increased numbers of defects, such as voids and bridges, that tend to reduce device yield and reliability. Further, although an etch stop layer may be used to address etch selectivity issues, the formation of the BPSG layer may damage the etch stop layer and the additional layer results in increased process complexity. As a result, conventional BPSG processes typically utilize a thermal reflow process and/or a CMP process to produce a sufficiently planar surface.
- An alternative to the BPSG processes are those processes that form an insulation layer by spin-coating a SOG composition to form a generally planar SOG layer on the underlying structures. For example, U.S. Pat. No. 5,310,720 (issued to Shin et al.) discloses a method in which a polysilazane layer is formed using a SOG composition and then heated in an oxygen atmosphere to form a silicon oxide layer. U.S. Pat. No. 6,479,405 (issued to Lee et al.) discloses a method of forming a silicon oxide layer through heat treatment of a SOG layer including PHPS. U.S. Pat. No. 5,976,618 (issued to Fukuyama et al.) discloses a method in which an inorganic SOG layer is formed and then subjected to a two-step heat treatment process to convert the SOG layer into a silicon oxide layer. Korean Patent Laid-Open Publication No. 2002-45783 discloses a method of forming a SOG layer on a substrate, pre-baking the SOG layer at 50° C. to 350° C. to remove solvent from the SOG layer, hard-baking the SOG layer at 350° C. to 500° C. to reduce the generation of particles, and then annealing the SOG layer at 600° C. to 1200° C. to form an oxide layer. The disclosures of each of the documents referenced above are incorporated by reference herein in their entirety.
- U.S. Pat. No. 5,494,978 (issued to Shinizu et al.) discloses a method of preparing a defoamed polysilazane utilizing inorganic polysilazane having an average molecular weight of 100-100,000. U.S. Pat. No. 5,905,130 (issued to Nakahara et al.) discloses a methods of preparing polysilazane by i) reacting a polyaminosilane compound with a polyhydrogenated nitrogen-containing compound in the presence of a base catalyst or by ii) reacting a polyhydrogenated silicon compound with a polyhydrogenated nitrogen-containing compound under a basic solid oxide catalyst. U.S. Pat. No. 5,436,398 (issued to Shimizu et al.) discloses a method of preparing PHPS having an average molecular weight of about 1,120. U.S. Pat. No. 4,937,304 (issued to Ayama et al.) and U.S. Pat. No. 4,950,381 (issued to Takeuchi et al.) discloses methods for preparing polysilazanes having a range of molecular weights. The disclosures of each of the documents referenced above are incorporated by reference herein in their entirety.
- The basic backbone structure of polysilazane-based SOG materials includes Si—N, Si—H and N—H bonds. When such materials are heated to a sufficient temperature under the proper atmosphere, typically including oxygen and water vapor, a majority of the Si—N bonds will be converted into (or substituted with) Si—O bonds. Thus a relatively simple spin coating process followed by a relatively simple thermal curing process may be utilized to form a SOG layer and then to convert the SOG layer into a silicon oxide layer in a relatively simple and economical manner.
- Not all of the Si—N bonds, however, are converted to Si—O bonds (see, for example, Japanese Patent Laid-Open No. Hei 11-145286) during such a curing process. In order to convert substantially all of the remaining Si—N bonds to Si—O bonds, the cured SOG layer is typically then treated (or annealed) at a higher temperature (about 600° C. to 1200° C.) under an oxidizing atmosphere. When the SOG layer is treated at a temperature of about 300° C. to 600° C. the conversion of polysilazane in the SOG layer to silicon oxide (SiO2) tends to be incomplete, producing a layer with a less stable structure of SiHxNyOz (wherein x, y, z are positive numbers). Layers having this less stable structure will tend to continue to react with atmospheric oxygen and water vapor over time to convert the SiHxNyOz more completely to a SiO2 layer.
-
FIG. 1 is a Fourier Transform Infrared Spectroscopy (FTIR) graph illustrating the absorbance characteristics of a SOG layer both immediately after hard-baking and after the hard-baked SOG layer was maintained for an additional seven days under ambient conditions. The SOG layer was formed by depositing a SOG composition on a substrate to a thickness of about 3,400 Å. This deposited SOG layer was then hard-baked at a temperature of about 400° C. for period of between about 10 minutes and about 60 minutes under an oxygen atmosphere and the absorbance characteristics of the resulting layer were evaluated using FTIR. The substrate with the hard-baked SOG layer was then maintained under ambient conditions for seven days and the absorbance characteristics of the aged layer were again evaluated using FTIR. As reflected inFIG. 1 , FTIR trace “a” was obtained immediately after the SOG layer had been hard-baked and FTIR trace “b” was obtained after the hard-baked SOG layer had been aged for seven days. - As can be observed by comparing the peaks of the traces illustrated in
FIG. 1 , immediately after the hard-baking step the SOG layer still clearly included minor components of N—H and Si—H bonds in addition to the majority Si—O bonds. However, after seven days the conversion of the less stable bonds N—H and Si—H to Si—O bonds had progressed to a degree that the N—H and Si—H peaks were substantially reduced. -
FIG. 2A is a graph tracking the changes in the measured thickness (Å) and reflective index (R.I.) of a SOG layer over the course of about 24 hours andFIG. 2B is a similar graph tracking changes in thickness and R.I. for about a week.FIG. 3A is a graph tracking the changes in the measured etch rate of the SOG layer over the course of about 24 hours andFIG. 3B is a similar graph tracking the changes in the measured etch rate for about a week. The SOG layer was formed by depositing a SOG composition on a substrate to a thickness of about 3,400 Å. This deposited SOG layer was then hard-baked at a temperature of about 400° C. for about 60 minutes under an oxidizing atmosphere, typically containing oxygen and/or water vapor. The R.I. and thickness of the SOG layer were then repeatedly measured to obtain the data presented in FIGS. 2A-B. In FIGS. 2A-B, the R.I. measurements are denoted by the symbol □ and the thickness measurements are denoted by the symbol ♦. The etch rate of the aging SOG layer was also repeatedly measured using a wet oxide etchant containing hydrogen fluoride (HF) under substantially constant etch conditions to obtain the data presented in FIGS. 3A-B for the purpose of examining the SOG etch rate as a function of the delay between the formation of the SOG layer and start of the wet etch. - As shown in FIGS. 2A-B and 3A-B, the R.I., thickness and etch rate of the SOG layer vary over time, thus complicating efforts to control the SOG etch process and increasing the chance of overetching or underetching such a SOG layer. Aging in oxidizing atmosphere may prevent such problems, but the aging takes long time to delay manufacturing process.
- The exemplary embodiments of the present invention provide methods for forming silicon oxide layers during the processing of semiconductor devices in which a SOG layer including a polysilazane component is cured using an oxidant solution and typically one or more thermal treatments to convert the SOG layer into a silicon oxide layer. The oxidant solution may include one or more oxidants including, for example, ozone, peroxides (such as H2O2), permanganates (such as KMnO4), hypochlorites (such as CaCl2O2 and NaClO), chlorites (such as NaClO2), chlorates (such as NaClO3), perchlorates (such as KClO4), hypobromites (such as CaBrO2 and NaBrO), bromites (such as NaBrO2), bromates (such as NaBrO3), hypoiodites (such as CaI2O2 and NaIO), iodites (such as NaIO2), iodates (such as LiIO3, Ca(IO3)2 and KIO3) and strong acids (such as H2SO4 and HNO3). The oxidant concentration in the oxidant solution may range from about 1 ppm to about 40 wt % depending on the oxidant or oxidants selected and the oxidant solution temperature may range from about 5° C. to about 125° C., more typically between about 25° C. and about 80° C. and the oxidant solution may be applied to the SOG layer by any conventional method such as dipping or immersing the semiconductor substrates in an oxidant solution bath, or by applying the oxidant solution to the surface of the SOG layer using spray or puddle techniques.
-
FIG. 1 is a Fourier Transform Infrared Spectroscopy (FTIR) graph illustrating the absorbance characteristics of a SOG layer both immediately after hard-baking and after the hard-baked SOG layer was maintained for an additional seven days under ambient conditions; - FIGS. 2A-B are graphs reflecting changes in the measured thickness and reflective index (R.I.) of a polysilazane hard-baked SOG layer over the course of about 24 hours and one week respectively;
-
FIGS. 3A-3B are graphs tracking the changes in the measured etch rate of the SOG layer over the course of about 24 hours and one week respectively; -
FIGS. 4A-4K are cross-sectional views illustrating a method of forming a silicon oxide layer in a semiconductor manufacturing process according to an exemplary embodiment of the invention; -
FIG. 5 is an FTIR diagram showing the light absorbance of a silicon oxide layer formed by curing a SOG layer according to an exemplary embodiment of the invention; and -
FIG. 6 is an FTIR diagram showing the light absorbance of a silicon oxide layer formed by curing a SOG layer according to an exemplary embodiment of the invention. - Exemplary embodiments of the invention provide methods for curing SOG layers using aqueous oxidant solutions to form silicon oxide layers suitable for use in the manufacture of VLSI and ULSI semiconductor devices. SOG compositions that may be used in the exemplary embodiments of the invention will typically include a polysilazane, such as perhydropolysilazane (PHPS), having the general formula —(SiH2NH2)n— where n represents a positive integer. Polysilazanes may be prepared by reacting a halosilane with a Lewis base to obtain a complex compound and then reacting the complex compound with ammonia. Polysilazane may also be prepared by: (i) reacting a silicon halide, such as SiC4 or SiH2Cl2, with an amine; (ii) polymerizing silazane into polysilazane using an alkali metal halide catalyst; or (iii) dehydrogenating a silane compound utilizing a transition complex metal compound and an amine compound.
- SOG compositions useful in the exemplary embodiments of the invention will typically include a solution of one or more polysilazane compounds. Both inorganic and organic solvents may be used in preparing the SOG compositions, and aromatic, aliphatic or ether-type solvents, such as toluene, benzene, xylene, dibutylether, diethylether, THF (tetrahydrofuran), PGME (propylene glycol methoxy ether), PGMEA (propylene glycol monomethyl ether acetate) and hexane (and other cycloalky compounds) have been found useful. When utilizing PHPS as the polysilazane, the PHPS content of the SOG composition will typically be between about 5 wt % and about 30 wt %. SOG solutions having PHPS concentrations above about 30 wt % may exhibit decreased stability that may reduce the useful lifetime of the solution and/or may increase the likelihood of defects such as cracks or a lack of uniformity in the resulting SOG layer. SOG compositions having PHPS concentrations below about 5 wt % may increase the difficulty in controlling the thickness of the resulting SOG layer and will increase the volatile organic emissions produced for a given SOG layer thickness. Accordingly, SOG compositions useful in exemplary embodiments of the invention may typically comprise between about 5 wt % to about 30 wt % PHPS and about 70 wt % to 95 wt % solvent, based on the total weight of the composition. These SOG compositions may be applied to the surface of a semiconductor substrate using spin coating or spray coating to form a generally planar surface layer.
- The polysilazanes utilized in the present invention may be prepared by any of the methods described above to have range of molecular weights and may be further fractionated according to molecular weight to prepare SOG compositions including specific polysilazane molecular weight ranges. For example, PHPS may be synthesized and fractionated to prepare SOG compositions in which the PHPS has a weight average molecular weight between about 1,000 and about 8,000. The particular range of weight average molecular weight(s) of the included polysilazane compound(s), the polysilazane content of the SOG composition and the solvent(s) utilized will affect the viscosity of the SOG composition with larger molecules and increasing polysilazane content tending to increase the viscosity.
- In addition, when the polysilazane(s) incorporated in a SOG composition have a molecular weight dispersion degree, i.e., the ratio of weight average molecular weight to the number average molecular weight, of less than about 3.0, the fractionation efficiency and yield may be depressed. However, the polysilazane(s) incorporated in a SOG composition have a molecular weight dispersion degree greater than about 4.0, the uniformity of a silicon oxide layer formed by curing such a SOG composition may be decreased.
- The SOG composition may also include one or more one compound containing boron, fluorine, phosphorus, arsenic, carbon, oxygen, or mixtures thereof, for the purpose of modifying the properties of the resulting SOG and silicon oxide layers. For example, the incorporation of boron compounds and/or phosphorus compounds in a SOG composition may be used to produce silicon oxide layers having characteristics associated with a conventional boron silicate glass (BSG), BPSG, or phosphorous silicate glass (PSG) layer.
- The viscosity of the SOG composition applied to a semiconductor surface may affect the planarity of both the resulting SOG layer and the silicon oxide layer formed by curing the SOG layer. Improved uniformity and planarity may be achieved with SOG compositions having viscosities within a range of about 1 to 10 mPa s at a shear rates between about 10 and about 1,000 1/s.
- According to the exemplary embodiments of the invention, oxidant compositions useful for curing the SOG compositions to form silicon oxide will typically be an aqueous oxidant solution. The oxidant solution may include one or more oxidants including, for example, ozone, peroxides (such as H2O2), permanganates (such as KMnO4), hypochlorites (such as CaCl2O2 and NaClO), chlorites (such as NaClO2), chlorates (such as NaClO3), perchlorates (such as KClO4), hypobromites (such as CaBrO2 and NaBrO), bromites (such as NaBrO2), bromates (such as NaBrO3), hypoiodites (such as CaI2O2 and NaIO), iodites (such as NaIO2), iodates (such as LiIO3, Ca(IO3)2 and KIO3) and strong acids (such as H2SO4 and HNO3).
- The oxidant concentration in the oxidant solution may range from about 1 ppm to about 40 wt % depending on the oxidant or oxidants selected and the oxidant solution temperature may range from about 5° C. to about 125° C., more typically between about 25° C. and about 80° C. The oxidant solution may be applied to the SOG layer by dipping or immersing the semiconductor substrates in an oxidant solution bath, or by applying the oxidant solution to the surface of the SOG layer using spray or puddle methods.
- Depending on the thickness and polysilazane content of the SOG layer being treated, the application method, the combination of oxidant(s) and the oxidant solution temperature may be selected to cure the SOG layer being treated within a treatment time of between about one minute and about 30 minutes. The oxidant solution may be an aqueous solution of ozone having the concentration between about 1 ppm and about 200 ppm. In exemplary embodiments of the present invention, the oxidant solution may be, for example, a solution having an ozone concentration between about 5 ppm and 100 ppm at a temperature of between about 20° C. and 40° C. Additionally, the oxidant solution may be an aqueous solution of hydrogen peroxide having the concentration between about 0.5 wt % and about 30 wt % at a temperature of between about 25° C. and about 90° C. The oxidant solution may be an aqueous solution of ammonium hydroxide having the concentration sufficient to establish a weight ratio with the concentration of hydrogen peroxide of between about 1:3 and 1:10. In exemplary embodiments of the present invention, a solution of ammonium hydroxide and hydrogen peroxide in a ratio of about 1:4 comprising between about 1 wt % and about 30 wt % of the solution at a temperature between about 30° C. and about 90° C. In another exemplary embodiments of the present invention, an aqueous solution of hydrogen peroxide and ammonium hydroxide having the concentration of hydrogen peroxide between about 3 wt % and about 10 wt % and the concentration of the ammonium hydroxide between about 0.5 wt % and about 5 wt % at a temperature of between about 40° C. and about 80° C.
- Using a spin coating technique, a SOG composition may be coated onto a semiconductor substrate having surface discontinuities to form a SOG coating having a substantially planar surface. The surface discontinuities on the semiconductor substrate may result from conductive patterns such as gate electrode structures, capacitor structures, or conductive metal wiring patterns such as word lines or bit lines, which produce a stepped topography on the substrate surface. Such stepped topography may also be the result of other structures that result in projecting and/or recessed regions on the substrate surface such as the trench structures formed during the manufacture of shallow trench isolation (STI) structures. According to the exemplary embodiments of the invention, such a SOG layer can be used to form an insulating silicon oxide layer that may be utilized as an insulation interlayer over and/or between such stepped structures or discontinuities on the substrate surface.
- According to an exemplary embodiment of the invention, the substantially planar SOG layer formed on the structures found on the substrate surface may be converted to a substantially planar layer of silicon oxide through treatment with an oxidant solution as well as a hard bake conducted in an oxidizing atmosphere.
FIGS. 4A-4K are cross-sectional views illustrating a method of forming a series of silicon oxide layers in a semiconductor manufacturing process according to an exemplary embodiment of the invention. As illustrated inFIG. 4A , a p-type substrate 10, comprising a semiconductor material such as silicon (Si), includes a series oftrenches 12 etched into thesubstrate 10 to define isolation regions. The depth and width of thetrenches 12 may vary depending on the particular design rules being utilized, but a depth of about 3,600 Å and a width of about 1,250 Å may be exemplary. A SOG composition including polysilazane and a solvent may then be applied to thesubstrate 10 both to fill thetrenches 12 and coat the remaining surface of the substrate to form a substantially planarfirst SOG layer 13. Although the thickness of the SOG layer may vary depending on the particular semiconductor process, a thickness of about 2,000 Å to 9,000 Å, may be exemplary. - The
first SOG layer 13 may then be pre-baked at a temperature of not more than about 400° C. for a soft bake time sufficient to evaporate substantially all of the first solvent from the SOG coating and thereby form the SOG layer. In exemplary embodiments of the present invention, thefirst SOG layer 13 may be pre-baked at a temperature of about 50° C. to about 350° C. for a time, typically 10 minutes or less, in order to remove the majority of the solvent from the first SOG layer. This pre-bake may be conducted at a substantially constant temperature or may be conducted under varying temperatures, for example with the temperature being increased in a linear or stepwise manner over the duration of the pre-bake process. - After having been pre-baked, the
first SOG layer 13 may be subjected to an etchback process to reduce the thickness of thefirst SOG layer 13, increase the planarity of the surface and/or expose portions of the surface of thesemiconductor substrate 10. After having been pre-baked, thefirst SOG layer 13 may also be subjected to an additional thermal treatment such as hard bake or main bake. The hard bake is conducted in an oxidizing atmosphere that includes oxygen and/or water vapor and, the main bake is conducted in a substantially non-oxidizing atmosphere of, for example, nitrogen and/or argon, or a vacuum. For example, thefirst SOG layer 13 may be subjected to heated at a temperature between about 300° C. and about 600° C. for a time sufficient to densify the first SOG layer or at a temperature between about 300° C. and about 600° C. for a time sufficient to increase a HF etch resistance of the first SOG layer by at least 50%. In exemplary embodiments of the present invention, thefirst SOG layer 13 is subjected to a hard bake at a temperature of about 300° C. to about 500° C. for period of between about 10 to about 120 minutes to suppress particle generation in an oxidizing atmosphere. When the hard bake is conducted in an oxidizing atmosphere, a portion of the PHPS in the first SOG layer formed on the structures is converted to silicon oxide. - Referring to
FIG. 4B , thefirst SOG layer 13 may then be treated with an oxidant solution at a temperature of about 0° C. to about 200° C. to cure thefirst SOG layer 13 and form asilicon oxide layer 13 a. The oxidant solution may include one or more oxidants including, for example, ozone, peroxides, permanganates, hypochlorites, chlorites, chlorates, perchlorates, hypobromites, bromites, bromates, hypoiodites, iodites, iodates and strong acids. Various combinations of treatment duration, temperature, oxidant(s) and oxidant concentration(s) may be utilized to convert thefirst SOG layer 13 into a firstsilicon oxide layer 13 a. During the curing process, substantially the entire remaining portion of PHPS, i.e., that portion that was not converted into silicon oxide when thefirst SOG layer 13 was baked in an oxidizing atmosphere, is converted to silicon dioxide. - Once formed, the first
silicon oxide layer 13 a may be subjected to additional processing to reduce the layer thickness, improve surface planarity, remove a portion of the silicon oxide layer and/or expose portions of the substrate. The additional processing may remove silicon oxide using a CMP process using abrasive particles of materials such as silica, ceria (CeO2), alumina or manganesia (Mn2O3) in an abrasive slurry, a dry etch process utilizing an etchant gas such as NHxFy CFx or CHxFy (wherein x and y denote positive integers), or a wet etch process utilizing an etchant such as a HF solution to etch the silicon oxide. - The first
silicon oxide layer 13 a may also be subjected to an additional thermal process to increase the density of the layer, e.g., annealed or densified, at a temperature greater than that used for the hard bake process or main bake process. For example, the firstsilicon oxide layer 13 a may be annealed at a temperature of between about 600° C. to about 1200° C. for between about 10 to about 120 minutes. This annealing process may be performed under an atmosphere including oxygen, hydrogen, nitrogen, water vapor or a mixture thereof. This higher temperature treatment is possible in this instance because there are no underlying metal structures or patterns that would be damaged by such temperatures. - As illustrated in
FIG. 4C , an upper portion of thesilicon oxide layer 13 a has been removed, typically by utilizing a CMP process or a dry or wet etchback process, to expose the upper surface of thesemiconductor substrate 10 while leavingtrenches 12 substantially filled withsilicon oxide 14. When dry or wet etchback processes are utilized, either singly, in combination or subsequent to a CMP process, thesilicon oxide layer 13 a may be overetched to remove a portion of the silicon oxide filling thetrenches 12 and expose upper sidewall portions of the trenches to produce anupper surface 14 a of the silicon oxide that is recessed relative to the upper surface of the semiconductor substrate. - Such overetching may be used to reduce void generation in the
trenches 12, particularly when coupled with the application of an additional SOG layer that will tend to fill any exposed voids and refill the space opened at the top of the trenches by the overetch. - Referring to
FIG. 4D , an n-type semiconductor region 20 may be formed by doping a region of thesemiconductor substrate 10 with an n-type impurity, such as phosphorous or arsenic, in a region intended for forming memory cells (cell array region). A p-type well 30 may be formed by doping a region of thesemiconductor substrate 10 with a p-type impurity, such as boron, in the cell array region and portions of a peripheral circuit region. Similarly, an n-type well 40 may be formed by doping an n-type impurity, such as phosphorous or arsenic, in portions of the peripheral circuit region. - In order to control device parameters such as threshold voltage VT, an impurity such as boron may then be doped into the p-
type well 30 and/or the n-type well 40. The surface portions of the p-type well 30 and/or the n-type well 40 may then be cleaned and the exposed surfaces ofsemiconductor substrate 10 oxidized to form agate oxide layer 16 on the surface of the p-type well 30 and/or the n-type well 40. Although the thickness of thegate oxide layer 16 may vary depending on the particular semiconductor manufacturing process being used, a thickness of between about 40 Å and about 200 Å may be exemplary. - A polysilicon layer may then be formed on the
substrate 10 and thegate oxide layer 16 by depositing polycrystalline silicon doped with an n-type impurity, such as phosphorous, using a low pressure chemical vapor deposition (LPCVD) method. Although the thickness of the polysilicon layer may vary depending on the particular semiconductor manufacturing process being used, a thickness of between about 500 Å and about 4,000 Å may be exemplary. Tungsten silicide and tungsten layers may then be sequentially formed on the polysilicon layer using a sputtering method. Although the thickness of the tungsten silicide layer and a tungsten layer may vary depending on the particular semiconductor manufacturing process being used, a thicknesses of between about 1,000 Å to about 2,000 Å for each layer may be exemplary. A silicon nitride layer may then be deposited on the tungsten layer using a LPCVD, or a plasma enhanced chemical vapor deposition (PECVD) method. Although the thickness of the silicon nitride layer may vary depending on the particular semiconductor manufacturing process being used, a thicknesses of between about 500 Å to about 2,000 Å may be exemplary. - A photoresist film may then be formed on the silicon nitride layer and selectively exposed utilizing a mask or other suitable patterning technique. The exposed photoresist film may then be developed to form a
photoresist pattern 22 for forming gate electrodes. As illustrated inFIG. 4E , the silicon nitride layer, tungsten layer, tungsten nitride layer, and polysilicon layer may then be sequentially etched by utilizing thephotoresist pattern 22 as an etch mask to form gate electrodes 24Ga, 24Gb, 24Gc and word lines 24WL each including apolysilicon pattern 24 a, atungsten silicide pattern 24 b,tungsten pattern 24 c, andsilicon nitride pattern 24 d. As illustrated, gate electrodes 24Ga and word lines 24WL are formed in the cell array region and gate electrodes 24Gb and 24Gc are formed in the peripheral circuit region. - The gate electrodes 24Ga and word lines 24WL formed on the cell array region may be arranged and configured so that the gaps between adjacent electrodes may range from about 0.4 μm to about 1 μm. The aspect ratio, which is the ratio of the depth with respect to the width of the gap between adjacent structures, such as the gate electrodes 24Ga and the word lines 24WL, may range between about 5:1 and about 10:1 in the cell array region. On the other hand, the aspect ratio of the gap between the gate electrodes 24Gb and 24Gc formed in the peripheral circuit region, may be less than 1:1 in exemplary devices.
- As illustrated in
FIG. 4F , thephotoresist pattern 22 is then removed from the gate electrodes and word lines. As illustrated inFIG. 4G , a p-type impurity dopedregion 25 may be formed in the n-type well 40 at both sides of the gate electrode 24Gc by doping a p-type impurity, such as boron. An n-type impurity dopedregion 27 may be formed in the p-type well 30 at both sides of the gate electrode 24Gb by doping an n-type impurity, such as phosphorous, arsenic or antimony, into the p-type well 30. Similarly, an n-type impurity dopedregion 26 may be formed in the p-type well 20 at both sides of gate electrodes 24Ga. - Referring to
FIG. 4G , silicon nitride is deposited on thesemiconductor substrate 10 using a chemical vapor deposition method to form asilicon nitride layer 32. Although the thickness of thesilicon nitride layer 32 may vary depending on the particular semiconductor manufacturing process being used, a thicknesses of between about 200 Å and about 600 Å may be exemplary. Next, the portion of thesilicon nitride layer 32 on the cell array region may be covered with a photoresist film, and thesilicon nitride layer 32 on the peripheral circuit region may be anisotropically etched to formsilicon nitride spacers 32 a adjacent the sidewalls of the gate electrodes 24Gb and 24Gc (FIG. 4F ) in the peripheral circuit region. Additionally, the silicon nitride layer may be etched without a photoresist film to form the silicon nitride spacers on the cell array and the peripheral circuit region. - Next, p+-type impurity doped regions (source and drain regions) may be formed by doping a p-type impurity, such as boron, into the n-type well 40 of the peripheral circuit region. In addition, n+-type impurity doped regions (source and drain regions) may be formed by doping an n-type impurity, such as phosphorus, arsenic or antimony, into the p-type well 30 of the peripheral circuit region.
- Referring to
FIG. 4H , thesemiconductor substrate 10 and the various gate electrodes and word line structures formed thereon are then coated with a SOG composition to form asecond SOG layer 50. Thesecond SOG layer 50 may be formed using a spin coating method with the thickness being sufficient to cover the gate electrodes 24Ga, 24Gb, 24Gc and word line 24WL structures. Although the thickness of the second SOG layer will vary depending on the process used and the structures to be covered, a thickness between about 2,000 Å and about 8,200 Å may be exemplary. Thesecond SOG layer 50 may then be subjected to the hard-bake or main-bake treatment as described above with regard to thefirst SOG layer 13. After the hard-bake or main-bake, thesecond SOG layer 50 may be cured using an oxidant solution including one or more oxidants including, for example, ozone, peroxides, permanganates, hypochlorites, chlorites, chlorates, perchlorates, hypobromites, bromites, bromates, hypoiodites, iodites, iodates and strong acids. Various combinations of treatment duration, temperature, oxidant(s) and oxidant concentration(s) may be utilized to convert thesecond SOG layer 50 into a secondsilicon oxide layer 50 a. - During the curing process, Si—N bonds in the
second SOG layer 50 are oxidized to form Si—O bonds and convert thesecond SOG layer 50 into a secondsilicon oxide layer 50 a. The thickness of secondsilicon oxide layer 50 a may be decreased somewhat during this process, as illustrated inFIG. 4I . - The second
silicon oxide layer 50 a may then be heat-treated (or annealed) at a temperature of about 600° C. to 1200° C. as described above with regard to the firstsilicon oxide layer 13 a. This higher temperature treatment is possible in this instance because the metal patterns present on the substrate are formed from a refractory metal, such as tungsten, that will suffer little damage at such temperatures. - Referring to
FIG. 4J , a metal layer may be formed by depositing a metal, such as aluminum, copper or tungsten, on the secondsilicon oxide layer 50 a. The metal layer may be formed by a sputtering deposition method and may have an exemplary thickness of between about 4,000 Å to about 8,000 Å.Metal patterns 52 may be formed by patterning and etching the metal layer utilizing a conventional photolithography process including forming openings in the silicon oxide to expose portions of the gate electrode structures and depositing a metal layer on the silicon oxide. Athird SOG layer 54 having a substantially planar surface may then be formed on the semiconductor substrate to cover themetal patterns 52 and fill the gaps formed between adjacent metal lines. Thethird SOG layer 54 may be formed by spin coating a SOG composition and may be formed to a range of thicknesses including, for example, between about 3,000 Å and 4,500 Å (as measured on a test or dummy wafer). - Referring to
FIGS. 4J and 4K , thethird SOG layer 54 may be pre-baked in the manner described above with regard to the first and second SOG layers 13, 50. Thethird SOG layer 54 may then be cured using an oxidant solution including one or more oxidants as described above with regard to the first and second SOG layers 13, 50. Various combinations of treatment duration, temperature, oxidant(s) and oxidant concentration(s) may be utilized to convert thethird SOG layer 54 into a thirdsilicon oxide layer 54 a having a substantially planar surface. - Also, an additional conductive layer may be formed by patterning and etching the conductive layer utilizing a conventional photolithography process including forming openings in the silicon oxide to expose portions of the metal layer and depositing a conductive layer on the silicon oxide.
- Light Absorbance of a Silicon Oxide Layer
- The light absorbance of a silicon oxide layer formed according to an exemplary embodiment of the invention was evaluated by coating a bare test wafer with a SOG composition including polysilazane to form a SOG layer having a thickness of about 3,400 Å. This SOG layer was baked at a temperature of about 400° C. for about 30 minutes under an oxygen atmosphere.
- An oxidant solution was then applied to the baked SOG layer for about ten minutes to convert the SOG layer into a silicon oxide layer. The light absorbance of the silicon oxide layer formed by converting the SOG layer with the oxidant solution was then analyzed using the FTIR method. The treatment using the oxidant solution was done without time delay after hard baking. The results of this analysis are provided in
FIG. 5 as trace c. As shown inFIG. 5 trace c, there is no time delay between wet oxidation and light absorption measurement. The light absorbance of this silicon oxide layer was analyzed again after maintaining the test wafer under ambient conditions for an additional three days after the curing process had been completed. The results of the analysis of the aged silicon oxide layer are provided inFIG. 5 as trace d. As shown inFIG. 5 trace d, there is time delay between wet oxidation and light absorption measurement. The traces c and d are plotted with a vertical offset of about 0.06 to allow their profiles to be compared more easily. - As shown in
FIG. 5 , the light absorbance of the silicon oxide layer immediately after its formation and the light absorbance obtained three days after the curing are substantially identical. This result indicates that the silicon oxide layer formed by the wet oxidation of a SOG layer does not exhibit the absorbance in the wavelength regions associated with the presence of N—H, Si—H, Si—N and Si—H bonds that is detected in a conventional baked SOG layer (FIG. 1 ) and instead indicates that the cured layer includes substantially only Si—O bonds. This result also indicates that the silicon oxide layer formed by the wet oxidation of a SOG layer is substantially complete, uniform and relatively stable when compared with a baked SOG layer. This compositional stability may be reflected in more consistent etch rates and dielectric properties in the silicon oxide layer, thereby improving process control and device performance. - Test wafers having a silicon oxide layer prepared by the wet oxidation of a SOG layer were prepared and the light absorbance characteristics of the resulting cured silicon oxide layer was analyzed using a FTIR method. The results of this analysis are provided in
FIG. 6 as trace e. Test wafers having cured silicon oxide layers were then annealed in either a nitrogen atmosphere for about one hour at a temperature of 750° C. or in an oxidizing atmosphere for about one hour, again at a temperature of 750° C. The light absorbance characteristics of the annealed silicon oxide layers were then analyzed using a FTIR method. The results of this analysis are provided inFIG. 6 in which trace f corresponds to the oxide layer after a nitrogen atmosphere anneal and trace g corresponds to the oxide layer after an oxidizing atmosphere anneal. The FTIR traces e, f and g are plotted with a vertical offset to allow their profiles to be compared more easily. - As reflected in the data illustrated in
FIG. 6 , when a SOG layer is converted into a silicon oxide layer using an oxidant solution according to the exemplary embodiments of the invention, the resulting silicon oxide layer is stable and largely unaffected by a subsequent anneal in either an inert atmosphere, such as nitrogen, or an oxidizing atmosphere. The FTIR light absorbance data does not reflect wavelength peaks associated with N—H, Si—N and Si—H bonds. Therefore, substantially all of the Si—N bonds in the original SOG layer were oxidized to form Si—O bonds during the wet oxidation curing process. - Wet Etch Rate Evaluation
- A SOG composition including polysilazane according to an exemplary embodiment of the invention was spin coated onto a bare test wafer to form a SOG layer of about 3,400 Å. This SOG layer was then hard-baked at about 400° C. for about 30 minutes, and then cured by immersion in an oxidant solution according to an exemplary embodiment of the invention for about ten minutes, thereby substantially converting the SOG layer into a silicon oxide layer. After measuring the thickness of the resulting silicon oxide layer, the test wafers were wet etched for 20 seconds in a 25° C. aqueous solution of buffered oxide etchant (NH4F+HF buffered solution). The thickness of the remaining silicon oxide layer was then measured and subtracted from the initial measurement to determine the amount removed. The amount removed during the etch was determined to be about 1570 Å.
- Test wafers having silicon oxide layers were prepared according to the procedure described above with regard to
Experiment 1. The test wafers were then held under ambient conditions for one day after converting the SOG layer into the silicon oxide layer. After the hold period was completed, the test wafers were etched as described with regard toExperiment 1 and the amount removed during the etch was determined to be about 1530 Å. - Test wafers having silicon oxide layers were prepared according to the procedure described above with regard to
Experiment 1. The test wafers were then held under ambient conditions for two days after converting the SOG layer into the silicon oxide layer. After the hold period was completed, the test wafers were etched as described with regard toExperiment 1 and the amount removed during the etch was determined to be about 1520 Å. - A SOG composition including polysilazane according to an exemplary embodiment of the invention was spin coated onto a bare test wafer to form a SOG layer of about 3,400 Å. This SOG layer was then hard-baked at about 400° C. for about 30 minutes, and then the test wafers were held under ambient conditions for a period of two days. After the hold period was completed, the SOG layers on the test wafers were cured by immersion in an oxidant solution according to an exemplary embodiment of the invention for about ten minutes, thereby substantially converting the SOG layer into a silicon oxide layer. After measuring the thickness of the resulting silicon oxide layer, the test wafers were held for an additional period of one day under ambient conditions. After the second hold period was completed, the test wafers were wet etched for 20 seconds in a 25° C. aqueous solution of buffered oxide etchant (NH4F+HF buffered solution). The thickness of the remaining silicon oxide layer was then measured and subtracted from the initial measurement to determine the amount removed during the etch. The amount removed during the etch was determined to be about 1590 Å.
- A SOG composition including polysilazane was spin coated onto a bare test wafer to form a SOG layer of about 3,400 Å. This SOG layer was then pre-baked at about 400° C. for about 30 minutes. After measuring the thickness of the hard-baked SOG layer, the test wafers were wet etched for 20 seconds in a 25° C. aqueous solution of buffered oxide etchant (NH4F+HF buffered solution). The thickness of the remaining SOG layer was then measured and subtracted from the initial measurement to determine the amount removed during the etch. The amount removed during the etch was determined to be about 2670 Å.
- Test wafers having SOG layers were prepared according to the procedure described above with regard to
Comparative Experiment 1. The test wafers with their hard-baked SOG layers were then held under ambient conditions for one day. After the hold period was completed, the test wafers were etched as described inComparative Experiment 1 and the amount removed during the etch was determined to be about 1290 Å. - As reflected in
Experiments 1 to 4, when a SOG layer containing a polysilazane is treated with an oxidant solution according to an exemplary embodiment of the invention to form a silicon oxide layer, the resulting silicon oxide layer exhibits a substantially constant etch rate even if there is a substantial delay between the time of the SOG layer application and conversion or between conversion and etch. The exemplary embodiments of the invention thus make the silicon oxide layer cured in reduced time and provide a process for converting a SOG layer to a stable silicon oxide layer that may provide reduced variability with regard to subsequent etching processes when compared with conventional uncured SOG layers. - Although certain exemplary embodiments of the present invention have been described, it is understood that the present invention should not be limited to these embodiments but various changes and modifications can be made by one skilled in the art within the spirit and scope of the present invention as hereinafter claimed.
Claims (51)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/631,848 US7192891B2 (en) | 2003-08-01 | 2003-08-01 | Method for forming a silicon oxide layer using spin-on glass |
US11/656,469 US7517817B2 (en) | 2003-08-01 | 2007-01-23 | Method for forming a silicon oxide layer using spin-on glass |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/631,848 US7192891B2 (en) | 2003-08-01 | 2003-08-01 | Method for forming a silicon oxide layer using spin-on glass |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/656,469 Continuation US7517817B2 (en) | 2003-08-01 | 2007-01-23 | Method for forming a silicon oxide layer using spin-on glass |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050026443A1 true US20050026443A1 (en) | 2005-02-03 |
US7192891B2 US7192891B2 (en) | 2007-03-20 |
Family
ID=34104204
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/631,848 Expired - Lifetime US7192891B2 (en) | 2003-08-01 | 2003-08-01 | Method for forming a silicon oxide layer using spin-on glass |
US11/656,469 Expired - Lifetime US7517817B2 (en) | 2003-08-01 | 2007-01-23 | Method for forming a silicon oxide layer using spin-on glass |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/656,469 Expired - Lifetime US7517817B2 (en) | 2003-08-01 | 2007-01-23 | Method for forming a silicon oxide layer using spin-on glass |
Country Status (1)
Country | Link |
---|---|
US (2) | US7192891B2 (en) |
Cited By (91)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050287783A1 (en) * | 2004-06-29 | 2005-12-29 | Kirby Kyle K | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US20060003596A1 (en) * | 2004-07-01 | 2006-01-05 | Micron Technology, Inc. | Low temperature process for polysilazane oxidation/densification |
US20060042952A1 (en) * | 2004-08-24 | 2006-03-02 | Oliver Steven D | Methods for forming interconnects in vias and microelectronic workpieces including such interconnects |
US20060043599A1 (en) * | 2004-09-02 | 2006-03-02 | Salman Akram | Through-wafer interconnects for photoimager and memory wafers |
US20060177999A1 (en) * | 2005-02-10 | 2006-08-10 | Micron Technology, Inc. | Microelectronic workpieces and methods for forming interconnects in microelectronic workpieces |
US20060216862A1 (en) * | 2003-11-13 | 2006-09-28 | Micron Technology, Inc. | Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
US20060240687A1 (en) * | 2004-08-27 | 2006-10-26 | Micron Technology, Inc. | Slanted vias for electrical circuits on circuit boards and other substrates |
US20070059899A1 (en) * | 2004-02-19 | 2007-03-15 | Micron Technology, Inc. | Sub-micron space liner and filler process |
US20070212849A1 (en) * | 2006-03-10 | 2007-09-13 | Frank Ludwig | Method of fabricating a groove-like structure in a semiconductor device |
US20070224749A1 (en) * | 2005-02-09 | 2007-09-27 | Kabushiki Kaisha Toshiba | Semiconductor device fabrication method |
US20070281496A1 (en) * | 2006-05-30 | 2007-12-06 | Applied Materials, Inc. | Chemical vapor deposition of high quality flow-like silicon dioxide using a silicon containing precursor and atomic oxygen |
US20070281448A1 (en) * | 2006-05-30 | 2007-12-06 | Applied Materials, Inc. | Novel deposition-plasma cure cycle process to enhance film quality of silicon dioxide |
US20070298585A1 (en) * | 2006-06-22 | 2007-12-27 | Applied Materials, Inc. | Dielectric deposition and etch back processes for bottom up gapfill |
US20080064212A1 (en) * | 2006-08-25 | 2008-03-13 | Yoshihiro Ogawa | Method of manufacturing semiconductor device |
US20080090988A1 (en) * | 2006-09-29 | 2008-04-17 | Keisuke Nakazawa | Method for handling polysilazane or polysilazane solution, polysilazane or polysilazane solution, and method for producing semiconductor device |
US20090004849A1 (en) * | 2007-06-28 | 2009-01-01 | Hynix Semiconductor Inc. | Method for fabricating an inter dielectric layer in semiconductor device |
US20090032491A1 (en) * | 2007-08-03 | 2009-02-05 | International Business Machines Corporation | Conductive element forming using sacrificial layer patterned to form dielectric layer |
US20090104791A1 (en) * | 2007-10-22 | 2009-04-23 | Applied Materials, Inc. A Delaware Corporation | Methods for Forming a Silicon Oxide Layer Over a Substrate |
US20090209072A1 (en) * | 2008-02-14 | 2009-08-20 | Keller David J | Methods Of Forming Transistor Gates, Methods Of Forming Memory Cells, And Methods Of Forming DRAM Arrays |
US20090215241A1 (en) * | 2008-02-25 | 2009-08-27 | Kabushiki Kaisha Toshiba | Manufacturing method for semiconductor devices |
US20090280650A1 (en) * | 2008-05-09 | 2009-11-12 | Applied Materials, Inc. | Flowable dielectric equipment and processes |
US20100052183A1 (en) * | 2005-09-01 | 2010-03-04 | Micron Technology, Inc. | Microfeature workpiece substrates having through-substrate vias, and associated methods of formation |
US20100081293A1 (en) * | 2008-10-01 | 2010-04-01 | Applied Materials, Inc. | Methods for forming silicon nitride based film or silicon carbon based film |
US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7830018B2 (en) | 2007-08-31 | 2010-11-09 | Micron Technology, Inc. | Partitioned through-layer via and associated systems and methods |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7867923B2 (en) | 2007-10-22 | 2011-01-11 | Applied Materials, Inc. | High quality silicon oxide films by remote plasma CVD from disilane precursors |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US20110034039A1 (en) * | 2009-08-06 | 2011-02-10 | Applied Materials, Inc. | Formation of silicon oxide using non-carbon flowable cvd processes |
US20110034035A1 (en) * | 2009-08-06 | 2011-02-10 | Applied Materials, Inc. | Stress management for tensile films |
US20110040897A1 (en) * | 2002-09-16 | 2011-02-17 | Solarflare Communications, Inc. | Network interface and protocol |
US20110045676A1 (en) * | 2009-08-18 | 2011-02-24 | Applied Materials, Inc. | Remote plasma source seasoning |
US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US7915736B2 (en) | 2005-09-01 | 2011-03-29 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US7919829B2 (en) | 2004-08-24 | 2011-04-05 | Micron Technology, Inc. | Liner for shallow trench isolation |
US20110111137A1 (en) * | 2009-11-12 | 2011-05-12 | Applied Materials, Inc. | Curing non-carbon flowable cvd films |
US20110129616A1 (en) * | 2009-12-02 | 2011-06-02 | Applied Materials, Inc. | Oxygen-doping for non-carbon radical-component cvd films |
US20110136347A1 (en) * | 2009-10-21 | 2011-06-09 | Applied Materials, Inc. | Point-of-use silylamine generation |
US20110151677A1 (en) * | 2009-12-21 | 2011-06-23 | Applied Materials, Inc. | Wet oxidation process performed on a dielectric material formed from a flowable cvd process |
US7973411B2 (en) | 2006-08-28 | 2011-07-05 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US20110165347A1 (en) * | 2010-01-05 | 2011-07-07 | Applied Materials, Inc. | Dielectric film formation using inert gas excitation |
US7994019B1 (en) | 2010-04-01 | 2011-08-09 | Applied Materials, Inc. | Silicon-ozone CVD with reduced pattern loading using incubation period deposition |
US20110217851A1 (en) * | 2010-03-05 | 2011-09-08 | Applied Materials, Inc. | Conformal layers by radical-component cvd |
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US8236708B2 (en) | 2010-03-09 | 2012-08-07 | Applied Materials, Inc. | Reduced pattern loading using bis(diethylamino)silane (C8H22N2Si) as silicon precursor |
US20120238108A1 (en) * | 2011-03-14 | 2012-09-20 | Applied Materials, Inc. | Two-stage ozone cure for dielectric films |
US20120276714A1 (en) * | 2011-04-28 | 2012-11-01 | Nanya Technology Corporation | Method of oxidizing polysilazane |
US8304351B2 (en) | 2010-01-07 | 2012-11-06 | Applied Materials, Inc. | In-situ ozone cure for radical-component CVD |
US8318584B2 (en) | 2010-07-30 | 2012-11-27 | Applied Materials, Inc. | Oxide-rich liner layer for flowable CVD gapfill |
US8445078B2 (en) | 2011-04-20 | 2013-05-21 | Applied Materials, Inc. | Low temperature silicon oxide conversion |
US8450191B2 (en) | 2011-01-24 | 2013-05-28 | Applied Materials, Inc. | Polysilicon films by HDP-CVD |
US8466073B2 (en) | 2011-06-03 | 2013-06-18 | Applied Materials, Inc. | Capping layer for reduced outgassing |
US8476142B2 (en) | 2010-04-12 | 2013-07-02 | Applied Materials, Inc. | Preferential dielectric gapfill |
US8524004B2 (en) | 2010-06-16 | 2013-09-03 | Applied Materials, Inc. | Loadlock batch ozone cure |
US8536485B2 (en) | 2004-05-05 | 2013-09-17 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US8551891B2 (en) | 2011-10-04 | 2013-10-08 | Applied Materials, Inc. | Remote plasma burn-in |
US8617989B2 (en) | 2011-09-26 | 2013-12-31 | Applied Materials, Inc. | Liner property improvement |
US8629067B2 (en) | 2009-12-30 | 2014-01-14 | Applied Materials, Inc. | Dielectric film growth with radicals produced using flexible nitrogen/hydrogen ratio |
US8647992B2 (en) | 2010-01-06 | 2014-02-11 | Applied Materials, Inc. | Flowable dielectric using oxide liner |
US8664127B2 (en) | 2010-10-15 | 2014-03-04 | Applied Materials, Inc. | Two silicon-containing precursors for gapfill enhancing dielectric liner |
US8685867B1 (en) * | 2010-12-09 | 2014-04-01 | Novellus Systems, Inc. | Premetal dielectric integration process |
US8716154B2 (en) | 2011-03-04 | 2014-05-06 | Applied Materials, Inc. | Reduced pattern loading using silicon oxide multi-layers |
US8809161B2 (en) | 2004-03-25 | 2014-08-19 | Novellus Systems, Inc. | Flowable film dielectric gap fill process |
US8846536B2 (en) | 2012-03-05 | 2014-09-30 | Novellus Systems, Inc. | Flowable oxide film with tunable wet etch rate |
US8889566B2 (en) | 2012-09-11 | 2014-11-18 | Applied Materials, Inc. | Low cost flowable dielectric films |
US20150099340A1 (en) * | 2013-10-09 | 2015-04-09 | Globalfoundries Inc. | Methods for preventing oxidation damage during finfet fabrication |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
US9064684B1 (en) | 2009-09-24 | 2015-06-23 | Novellus Systems, Inc. | Flowable oxide deposition using rapid delivery of process gases |
US20150214226A1 (en) * | 2014-01-24 | 2015-07-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for gap filling improvement |
US9214391B2 (en) | 2004-12-30 | 2015-12-15 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US9245739B2 (en) | 2006-11-01 | 2016-01-26 | Lam Research Corporation | Low-K oxide deposition by hydrolysis and condensation |
US9257302B1 (en) | 2004-03-25 | 2016-02-09 | Novellus Systems, Inc. | CVD flowable gap fill |
US9285168B2 (en) | 2010-10-05 | 2016-03-15 | Applied Materials, Inc. | Module for ozone cure and post-cure moisture treatment |
US9299803B2 (en) * | 2014-07-16 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for semiconductor device fabrication |
CN105720041A (en) * | 2014-12-19 | 2016-06-29 | 三星Sdi株式会社 | Composition for forming a silica based layer, silica based layer, and electronic device |
US9404178B2 (en) | 2011-07-15 | 2016-08-02 | Applied Materials, Inc. | Surface treatment and deposition for reduced outgassing |
US9412581B2 (en) | 2014-07-16 | 2016-08-09 | Applied Materials, Inc. | Low-K dielectric gapfill by flowable deposition |
US9719169B2 (en) | 2010-12-20 | 2017-08-01 | Novellus Systems, Inc. | System and apparatus for flowable deposition in semiconductor fabrication |
US9847222B2 (en) | 2013-10-25 | 2017-12-19 | Lam Research Corporation | Treatment for flowable dielectric deposition on substrate surfaces |
EP2475001A4 (en) * | 2009-09-04 | 2018-01-10 | Merck Patent GmbH | Method for producing siliceous film and polysilazane coating treatment liquid used therefor |
US9916977B2 (en) | 2015-11-16 | 2018-03-13 | Lam Research Corporation | Low k dielectric deposition via UV driven photopolymerization |
CN107863294A (en) * | 2016-09-22 | 2018-03-30 | 英飞凌科技股份有限公司 | Semiconductor wafer and method |
US10049921B2 (en) | 2014-08-20 | 2018-08-14 | Lam Research Corporation | Method for selectively sealing ultra low-k porous dielectric layer using flowable dielectric film formed from vapor phase dielectric precursor |
US10093830B2 (en) | 2014-12-19 | 2018-10-09 | Samsung Sdi Co., Ltd. | Composition for forming a silica based layer, method for manufacturing silica based layer, and electronic device including the silica based layer |
US10106687B2 (en) | 2015-07-31 | 2018-10-23 | Samsung Sdi Co., Ltd. | Composition for forming silica layer, method for manufacturing silica layer and silica layer |
US10283321B2 (en) | 2011-01-18 | 2019-05-07 | Applied Materials, Inc. | Semiconductor processing system and methods using capacitively coupled plasma |
US10388546B2 (en) | 2015-11-16 | 2019-08-20 | Lam Research Corporation | Apparatus for UV flowable dielectric |
US20200388501A1 (en) * | 2018-02-22 | 2020-12-10 | Massachusetts Institute Of Technology | Method of reducing semiconductor substrate surface unevenness |
US20210391208A1 (en) * | 2020-06-15 | 2021-12-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Chemical mechanical polishing slurry composition, method for chemical mechanical polishing and method for forming connecting structure |
WO2023169968A1 (en) * | 2022-03-08 | 2023-09-14 | Merck Patent Gmbh | Method for manufacturing processed substrate |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4046029B2 (en) * | 2003-07-09 | 2008-02-13 | セイコーエプソン株式会社 | Method for manufacturing transistor |
KR100900232B1 (en) * | 2007-05-22 | 2009-05-29 | 주식회사 하이닉스반도체 | Semiconductor device and method of manufacturing the same |
US7892942B2 (en) * | 2007-07-09 | 2011-02-22 | Micron Technology Inc. | Methods of forming semiconductor constructions, and methods of forming isolation regions |
KR20090108479A (en) * | 2008-04-11 | 2009-10-15 | 삼성전자주식회사 | Method of forming a phase-change memory unit, method of manufacturing a phase-change memory device using the same, and phase-change memory device manufactured using the same |
US7999355B2 (en) * | 2008-07-11 | 2011-08-16 | Air Products And Chemicals, Inc. | Aminosilanes for shallow trench isolation films |
JP2013509414A (en) | 2009-10-28 | 2013-03-14 | ダウ コーニング コーポレーション | Polysilane-polysilazane copolymers and methods for their preparation and use |
JP2012129453A (en) * | 2010-12-17 | 2012-07-05 | Toshiba Corp | Semiconductor device and method of manufacturing semiconductor device |
JP5710308B2 (en) * | 2011-02-17 | 2015-04-30 | メルクパフォーマンスマテリアルズIp合同会社 | Method for producing silicon dioxide film |
KR101361454B1 (en) * | 2012-08-23 | 2014-02-21 | 이근수 | Method for forming silicone oxide film of semiconductor device |
US9184060B1 (en) | 2014-11-14 | 2015-11-10 | Lam Research Corporation | Plated metal hard mask for vertical NAND hole etch |
CN109148258B (en) | 2017-06-16 | 2022-05-03 | 联华电子股份有限公司 | Method for forming oxide layer |
CN111435658B (en) | 2019-01-14 | 2023-05-23 | 联华电子股份有限公司 | Method for forming memory stacking structure |
JP2020155591A (en) * | 2019-03-20 | 2020-09-24 | 株式会社東芝 | Semiconductor device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5614271A (en) * | 1995-08-11 | 1997-03-25 | Tokyo Ohka Kogyo Co., Ltd. | Method for the formation of a silica-based coating film |
US5907382A (en) * | 1994-12-20 | 1999-05-25 | Kabushiki Kaisha Toshiba | Transparent conductive substrate and display apparatus |
US5922411A (en) * | 1995-07-13 | 1999-07-13 | Tonen Corporation | Composition for forming ceramic material and process for producing ceramic material |
US6083860A (en) * | 1994-10-14 | 2000-07-04 | Tonen Corporation | Method and composition for forming ceramics and article coated with the ceramics |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0662775B2 (en) | 1987-06-12 | 1994-08-17 | チッソ株式会社 | Novel polysilazane and method for producing the same |
JP2544928B2 (en) | 1987-06-12 | 1996-10-16 | チッソ株式会社 | Novel polysilazane and method for producing the same |
JP3283276B2 (en) | 1991-12-04 | 2002-05-20 | 東燃ゼネラル石油株式会社 | Modified polysilazane and method for producing the same |
JPH05243223A (en) | 1992-02-28 | 1993-09-21 | Fujitsu Ltd | Manufacture of integrated circuit |
JPH06296023A (en) * | 1993-02-10 | 1994-10-21 | Semiconductor Energy Lab Co Ltd | Thin-film semiconductor device and manufacture thereof |
JP3448611B2 (en) | 1993-04-08 | 2003-09-22 | 東燃ゼネラル石油株式会社 | Low oxygen polymetallosilazane and method for producing the same |
JP2790163B2 (en) | 1993-07-29 | 1998-08-27 | 富士通株式会社 | Method for forming silicon oxide film, method for manufacturing semiconductor device, and method for manufacturing flat display device |
JP4637303B2 (en) | 1995-12-28 | 2011-02-23 | Azエレクトロニックマテリアルズ株式会社 | Method for producing polysilazane |
JP3718034B2 (en) | 1997-11-11 | 2005-11-16 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor integrated circuit device |
US6479405B2 (en) | 2000-10-12 | 2002-11-12 | Samsung Electronics Co., Ltd. | Method of forming silicon oxide layer in semiconductor manufacturing process using spin-on glass composition and isolation method using the same method |
KR100354442B1 (en) | 2000-12-11 | 2002-09-28 | 삼성전자 주식회사 | Method of forming spin on glass type insulation layer |
US20040058090A1 (en) * | 2001-09-14 | 2004-03-25 | Carlo Waldfried | Low temperature UV pretreating of porous low-k materials |
US7179746B2 (en) * | 2002-12-02 | 2007-02-20 | Foundation fõr Advancement of Internati{dot over (o)}nal Science | Method of surface treatment for manufacturing semiconductor device |
US6693050B1 (en) * | 2003-05-06 | 2004-02-17 | Applied Materials Inc. | Gapfill process using a combination of spin-on-glass deposition and chemical vapor deposition techniques |
US6869860B2 (en) * | 2003-06-03 | 2005-03-22 | International Business Machines Corporation | Filling high aspect ratio isolation structures with polysilazane based material |
-
2003
- 2003-08-01 US US10/631,848 patent/US7192891B2/en not_active Expired - Lifetime
-
2007
- 2007-01-23 US US11/656,469 patent/US7517817B2/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6083860A (en) * | 1994-10-14 | 2000-07-04 | Tonen Corporation | Method and composition for forming ceramics and article coated with the ceramics |
US5907382A (en) * | 1994-12-20 | 1999-05-25 | Kabushiki Kaisha Toshiba | Transparent conductive substrate and display apparatus |
US5922411A (en) * | 1995-07-13 | 1999-07-13 | Tonen Corporation | Composition for forming ceramic material and process for producing ceramic material |
US5614271A (en) * | 1995-08-11 | 1997-03-25 | Tokyo Ohka Kogyo Co., Ltd. | Method for the formation of a silica-based coating film |
Cited By (158)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110040897A1 (en) * | 2002-09-16 | 2011-02-17 | Solarflare Communications, Inc. | Network interface and protocol |
US9653420B2 (en) | 2003-11-13 | 2017-05-16 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US7759800B2 (en) | 2003-11-13 | 2010-07-20 | Micron Technology, Inc. | Microelectronics devices, having vias, and packaged microelectronic devices having vias |
US20060264041A1 (en) * | 2003-11-13 | 2006-11-23 | Micron Technology, Inc. | Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
US20060216862A1 (en) * | 2003-11-13 | 2006-09-28 | Micron Technology, Inc. | Microelectronic devices, methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices |
US8748311B2 (en) | 2003-12-10 | 2014-06-10 | Micron Technology, Inc. | Microelectronic devices and methods for filing vias in microelectronic devices |
US8084866B2 (en) | 2003-12-10 | 2011-12-27 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US11177175B2 (en) | 2003-12-10 | 2021-11-16 | Micron Technology, Inc. | Microelectronic devices and methods for filling vias in microelectronic devices |
US20070059899A1 (en) * | 2004-02-19 | 2007-03-15 | Micron Technology, Inc. | Sub-micron space liner and filler process |
US7659181B2 (en) * | 2004-02-19 | 2010-02-09 | Micron Technology, Inc. | Sub-micron space liner and filler process |
US8809161B2 (en) | 2004-03-25 | 2014-08-19 | Novellus Systems, Inc. | Flowable film dielectric gap fill process |
US9257302B1 (en) | 2004-03-25 | 2016-02-09 | Novellus Systems, Inc. | CVD flowable gap fill |
US8686313B2 (en) | 2004-05-05 | 2014-04-01 | Micron Technology, Inc. | System and methods for forming apertures in microfeature workpieces |
US10010977B2 (en) | 2004-05-05 | 2018-07-03 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US9452492B2 (en) | 2004-05-05 | 2016-09-27 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US8664562B2 (en) | 2004-05-05 | 2014-03-04 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US8536485B2 (en) | 2004-05-05 | 2013-09-17 | Micron Technology, Inc. | Systems and methods for forming apertures in microfeature workpieces |
US7829976B2 (en) | 2004-06-29 | 2010-11-09 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US20050287783A1 (en) * | 2004-06-29 | 2005-12-29 | Kirby Kyle K | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US20060199363A1 (en) * | 2004-06-29 | 2006-09-07 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US7232754B2 (en) | 2004-06-29 | 2007-06-19 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US20080138973A1 (en) * | 2004-06-29 | 2008-06-12 | Micron Technology, Inc. | Microelectronic devices and methods for forming interconnects in microelectronic devices |
US20090269569A1 (en) * | 2004-07-01 | 2009-10-29 | Janos Fucsko | Low Temperature Process for Polysilazane Oxidation/Densification |
US7521378B2 (en) * | 2004-07-01 | 2009-04-21 | Micron Technology, Inc. | Low temperature process for polysilazane oxidation/densification |
US7557420B2 (en) * | 2004-07-01 | 2009-07-07 | Micron Technology, Inc. | Low temperature process for polysilazane oxidation/densification |
US20060003596A1 (en) * | 2004-07-01 | 2006-01-05 | Micron Technology, Inc. | Low temperature process for polysilazane oxidation/densification |
US20060102977A1 (en) * | 2004-07-01 | 2006-05-18 | Micron Technology, Inc. | Low temperature process for polysilazane oxidation/densification |
US8575040B2 (en) | 2004-07-01 | 2013-11-05 | Micron Technology, Inc. | Low temperature process for polysilazane oxidation/densification |
US7919829B2 (en) | 2004-08-24 | 2011-04-05 | Micron Technology, Inc. | Liner for shallow trench isolation |
US20060042952A1 (en) * | 2004-08-24 | 2006-03-02 | Oliver Steven D | Methods for forming interconnects in vias and microelectronic workpieces including such interconnects |
US8322031B2 (en) | 2004-08-27 | 2012-12-04 | Micron Technology, Inc. | Method of manufacturing an interposer |
US20060240687A1 (en) * | 2004-08-27 | 2006-10-26 | Micron Technology, Inc. | Slanted vias for electrical circuits on circuit boards and other substrates |
US7956443B2 (en) | 2004-09-02 | 2011-06-07 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US8669179B2 (en) | 2004-09-02 | 2014-03-11 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US7683458B2 (en) | 2004-09-02 | 2010-03-23 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US8502353B2 (en) | 2004-09-02 | 2013-08-06 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US20060043599A1 (en) * | 2004-09-02 | 2006-03-02 | Salman Akram | Through-wafer interconnects for photoimager and memory wafers |
US7300857B2 (en) * | 2004-09-02 | 2007-11-27 | Micron Technology, Inc. | Through-wafer interconnects for photoimager and memory wafers |
US9214391B2 (en) | 2004-12-30 | 2015-12-15 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US7598151B2 (en) * | 2005-02-09 | 2009-10-06 | Kabushki Kaisha Toshiba | Semiconductor device fabrication method |
US20070224749A1 (en) * | 2005-02-09 | 2007-09-27 | Kabushiki Kaisha Toshiba | Semiconductor device fabrication method |
US20060177999A1 (en) * | 2005-02-10 | 2006-08-10 | Micron Technology, Inc. | Microelectronic workpieces and methods for forming interconnects in microelectronic workpieces |
US7795134B2 (en) | 2005-06-28 | 2010-09-14 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US8008192B2 (en) | 2005-06-28 | 2011-08-30 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US9293367B2 (en) | 2005-06-28 | 2016-03-22 | Micron Technology, Inc. | Conductive interconnect structures and formation methods using supercritical fluids |
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US20100052183A1 (en) * | 2005-09-01 | 2010-03-04 | Micron Technology, Inc. | Microfeature workpiece substrates having through-substrate vias, and associated methods of formation |
US7915736B2 (en) | 2005-09-01 | 2011-03-29 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US11476160B2 (en) | 2005-09-01 | 2022-10-18 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US20070212849A1 (en) * | 2006-03-10 | 2007-09-13 | Frank Ludwig | Method of fabricating a groove-like structure in a semiconductor device |
US20070281448A1 (en) * | 2006-05-30 | 2007-12-06 | Applied Materials, Inc. | Novel deposition-plasma cure cycle process to enhance film quality of silicon dioxide |
US7902080B2 (en) * | 2006-05-30 | 2011-03-08 | Applied Materials, Inc. | Deposition-plasma cure cycle process to enhance film quality of silicon dioxide |
US7825038B2 (en) | 2006-05-30 | 2010-11-02 | Applied Materials, Inc. | Chemical vapor deposition of high quality flow-like silicon dioxide using a silicon containing precursor and atomic oxygen |
US20070281496A1 (en) * | 2006-05-30 | 2007-12-06 | Applied Materials, Inc. | Chemical vapor deposition of high quality flow-like silicon dioxide using a silicon containing precursor and atomic oxygen |
US20090031953A1 (en) * | 2006-05-30 | 2009-02-05 | Applied Materials, Inc. | Chemical vapor deposition of high quality flow-like silicon dioxide using a silicon containing precursor and atomic oxygen |
US7749899B2 (en) | 2006-06-01 | 2010-07-06 | Micron Technology, Inc. | Microelectronic workpieces and methods and systems for forming interconnects in microelectronic workpieces |
US20070298585A1 (en) * | 2006-06-22 | 2007-12-27 | Applied Materials, Inc. | Dielectric deposition and etch back processes for bottom up gapfill |
US8232176B2 (en) | 2006-06-22 | 2012-07-31 | Applied Materials, Inc. | Dielectric deposition and etch back processes for bottom up gapfill |
US20080064212A1 (en) * | 2006-08-25 | 2008-03-13 | Yoshihiro Ogawa | Method of manufacturing semiconductor device |
US8610279B2 (en) | 2006-08-28 | 2013-12-17 | Micron Technologies, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US7973411B2 (en) | 2006-08-28 | 2011-07-05 | Micron Technology, Inc. | Microfeature workpieces having conductive interconnect structures formed by chemically reactive processes, and associated systems and methods |
US9099539B2 (en) | 2006-08-31 | 2015-08-04 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US7902643B2 (en) | 2006-08-31 | 2011-03-08 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US9570350B2 (en) | 2006-08-31 | 2017-02-14 | Micron Technology, Inc. | Microfeature workpieces having interconnects and conductive backplanes, and associated systems and methods |
US20080090988A1 (en) * | 2006-09-29 | 2008-04-17 | Keisuke Nakazawa | Method for handling polysilazane or polysilazane solution, polysilazane or polysilazane solution, and method for producing semiconductor device |
US9245739B2 (en) | 2006-11-01 | 2016-01-26 | Lam Research Corporation | Low-K oxide deposition by hydrolysis and condensation |
US20090004849A1 (en) * | 2007-06-28 | 2009-01-01 | Hynix Semiconductor Inc. | Method for fabricating an inter dielectric layer in semiconductor device |
US9437423B2 (en) | 2007-06-28 | 2016-09-06 | SK Hynix Inc. | Method for fabricating an inter dielectric layer in semiconductor device |
US8592326B2 (en) * | 2007-06-28 | 2013-11-26 | SK Hynix Inc. | Method for fabricating an inter dielectric layer in semiconductor device |
US20090032491A1 (en) * | 2007-08-03 | 2009-02-05 | International Business Machines Corporation | Conductive element forming using sacrificial layer patterned to form dielectric layer |
US8536046B2 (en) | 2007-08-31 | 2013-09-17 | Micron Technology | Partitioned through-layer via and associated systems and methods |
US8367538B2 (en) | 2007-08-31 | 2013-02-05 | Micron Technology, Inc. | Partitioned through-layer via and associated systems and methods |
US7830018B2 (en) | 2007-08-31 | 2010-11-09 | Micron Technology, Inc. | Partitioned through-layer via and associated systems and methods |
US20090104791A1 (en) * | 2007-10-22 | 2009-04-23 | Applied Materials, Inc. A Delaware Corporation | Methods for Forming a Silicon Oxide Layer Over a Substrate |
US8242031B2 (en) | 2007-10-22 | 2012-08-14 | Applied Materials, Inc. | High quality silicon oxide films by remote plasma CVD from disilane precursors |
US7943531B2 (en) | 2007-10-22 | 2011-05-17 | Applied Materials, Inc. | Methods for forming a silicon oxide layer over a substrate |
US7867923B2 (en) | 2007-10-22 | 2011-01-11 | Applied Materials, Inc. | High quality silicon oxide films by remote plasma CVD from disilane precursors |
US9281241B2 (en) | 2007-12-06 | 2016-03-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US7884015B2 (en) | 2007-12-06 | 2011-02-08 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US8247907B2 (en) | 2007-12-06 | 2012-08-21 | Micron Technology, Inc. | Methods for forming interconnects in microelectronic workpieces and microelectronic workpieces formed using such methods |
US20090209072A1 (en) * | 2008-02-14 | 2009-08-20 | Keller David J | Methods Of Forming Transistor Gates, Methods Of Forming Memory Cells, And Methods Of Forming DRAM Arrays |
US8071441B2 (en) * | 2008-02-14 | 2011-12-06 | Micron Technology, Inc | Methods of forming DRAM arrays |
US20090215241A1 (en) * | 2008-02-25 | 2009-08-27 | Kabushiki Kaisha Toshiba | Manufacturing method for semiconductor devices |
KR101106381B1 (en) * | 2008-02-25 | 2012-01-18 | 가부시끼가이샤 도시바 | Method of manufacturing semiconductor device |
US8058139B2 (en) | 2008-02-25 | 2011-11-15 | Kabushiki Kaisha Toshiba | Manufacturing method for semiconductor devices |
US8357435B2 (en) | 2008-05-09 | 2013-01-22 | Applied Materials, Inc. | Flowable dielectric equipment and processes |
US20090280650A1 (en) * | 2008-05-09 | 2009-11-12 | Applied Materials, Inc. | Flowable dielectric equipment and processes |
US20100081293A1 (en) * | 2008-10-01 | 2010-04-01 | Applied Materials, Inc. | Methods for forming silicon nitride based film or silicon carbon based film |
US20110034039A1 (en) * | 2009-08-06 | 2011-02-10 | Applied Materials, Inc. | Formation of silicon oxide using non-carbon flowable cvd processes |
US8741788B2 (en) | 2009-08-06 | 2014-06-03 | Applied Materials, Inc. | Formation of silicon oxide using non-carbon flowable CVD processes |
US20110034035A1 (en) * | 2009-08-06 | 2011-02-10 | Applied Materials, Inc. | Stress management for tensile films |
US7935643B2 (en) | 2009-08-06 | 2011-05-03 | Applied Materials, Inc. | Stress management for tensile films |
US7989365B2 (en) | 2009-08-18 | 2011-08-02 | Applied Materials, Inc. | Remote plasma source seasoning |
US20110045676A1 (en) * | 2009-08-18 | 2011-02-24 | Applied Materials, Inc. | Remote plasma source seasoning |
EP2475001A4 (en) * | 2009-09-04 | 2018-01-10 | Merck Patent GmbH | Method for producing siliceous film and polysilazane coating treatment liquid used therefor |
US9064684B1 (en) | 2009-09-24 | 2015-06-23 | Novellus Systems, Inc. | Flowable oxide deposition using rapid delivery of process gases |
US20110136347A1 (en) * | 2009-10-21 | 2011-06-09 | Applied Materials, Inc. | Point-of-use silylamine generation |
US8449942B2 (en) | 2009-11-12 | 2013-05-28 | Applied Materials, Inc. | Methods of curing non-carbon flowable CVD films |
US20110111137A1 (en) * | 2009-11-12 | 2011-05-12 | Applied Materials, Inc. | Curing non-carbon flowable cvd films |
US20110129616A1 (en) * | 2009-12-02 | 2011-06-02 | Applied Materials, Inc. | Oxygen-doping for non-carbon radical-component cvd films |
US8980382B2 (en) | 2009-12-02 | 2015-03-17 | Applied Materials, Inc. | Oxygen-doping for non-carbon radical-component CVD films |
US9390914B2 (en) * | 2009-12-21 | 2016-07-12 | Applied Materials, Inc. | Wet oxidation process performed on a dielectric material formed from a flowable CVD process |
US20110151677A1 (en) * | 2009-12-21 | 2011-06-23 | Applied Materials, Inc. | Wet oxidation process performed on a dielectric material formed from a flowable cvd process |
US8629067B2 (en) | 2009-12-30 | 2014-01-14 | Applied Materials, Inc. | Dielectric film growth with radicals produced using flexible nitrogen/hydrogen ratio |
US20110165347A1 (en) * | 2010-01-05 | 2011-07-07 | Applied Materials, Inc. | Dielectric film formation using inert gas excitation |
US8329262B2 (en) | 2010-01-05 | 2012-12-11 | Applied Materials, Inc. | Dielectric film formation using inert gas excitation |
US8647992B2 (en) | 2010-01-06 | 2014-02-11 | Applied Materials, Inc. | Flowable dielectric using oxide liner |
US8304351B2 (en) | 2010-01-07 | 2012-11-06 | Applied Materials, Inc. | In-situ ozone cure for radical-component CVD |
US8563445B2 (en) | 2010-03-05 | 2013-10-22 | Applied Materials, Inc. | Conformal layers by radical-component CVD |
US20110217851A1 (en) * | 2010-03-05 | 2011-09-08 | Applied Materials, Inc. | Conformal layers by radical-component cvd |
US8236708B2 (en) | 2010-03-09 | 2012-08-07 | Applied Materials, Inc. | Reduced pattern loading using bis(diethylamino)silane (C8H22N2Si) as silicon precursor |
US7994019B1 (en) | 2010-04-01 | 2011-08-09 | Applied Materials, Inc. | Silicon-ozone CVD with reduced pattern loading using incubation period deposition |
US8476142B2 (en) | 2010-04-12 | 2013-07-02 | Applied Materials, Inc. | Preferential dielectric gapfill |
US8524004B2 (en) | 2010-06-16 | 2013-09-03 | Applied Materials, Inc. | Loadlock batch ozone cure |
US8318584B2 (en) | 2010-07-30 | 2012-11-27 | Applied Materials, Inc. | Oxide-rich liner layer for flowable CVD gapfill |
US9285168B2 (en) | 2010-10-05 | 2016-03-15 | Applied Materials, Inc. | Module for ozone cure and post-cure moisture treatment |
US8664127B2 (en) | 2010-10-15 | 2014-03-04 | Applied Materials, Inc. | Two silicon-containing precursors for gapfill enhancing dielectric liner |
US8685867B1 (en) * | 2010-12-09 | 2014-04-01 | Novellus Systems, Inc. | Premetal dielectric integration process |
US9719169B2 (en) | 2010-12-20 | 2017-08-01 | Novellus Systems, Inc. | System and apparatus for flowable deposition in semiconductor fabrication |
US10283321B2 (en) | 2011-01-18 | 2019-05-07 | Applied Materials, Inc. | Semiconductor processing system and methods using capacitively coupled plasma |
US8450191B2 (en) | 2011-01-24 | 2013-05-28 | Applied Materials, Inc. | Polysilicon films by HDP-CVD |
US8716154B2 (en) | 2011-03-04 | 2014-05-06 | Applied Materials, Inc. | Reduced pattern loading using silicon oxide multi-layers |
US20120238108A1 (en) * | 2011-03-14 | 2012-09-20 | Applied Materials, Inc. | Two-stage ozone cure for dielectric films |
US8445078B2 (en) | 2011-04-20 | 2013-05-21 | Applied Materials, Inc. | Low temperature silicon oxide conversion |
US20120276714A1 (en) * | 2011-04-28 | 2012-11-01 | Nanya Technology Corporation | Method of oxidizing polysilazane |
US8466073B2 (en) | 2011-06-03 | 2013-06-18 | Applied Materials, Inc. | Capping layer for reduced outgassing |
US9404178B2 (en) | 2011-07-15 | 2016-08-02 | Applied Materials, Inc. | Surface treatment and deposition for reduced outgassing |
US8617989B2 (en) | 2011-09-26 | 2013-12-31 | Applied Materials, Inc. | Liner property improvement |
US8551891B2 (en) | 2011-10-04 | 2013-10-08 | Applied Materials, Inc. | Remote plasma burn-in |
US20150044882A1 (en) * | 2012-03-05 | 2015-02-12 | Novellus Systems, Inc. | Flowable oxide film with tunable wet etch rate |
US9299559B2 (en) * | 2012-03-05 | 2016-03-29 | Novellus Systems, Inc. | Flowable oxide film with tunable wet etch rate |
US8846536B2 (en) | 2012-03-05 | 2014-09-30 | Novellus Systems, Inc. | Flowable oxide film with tunable wet etch rate |
US8889566B2 (en) | 2012-09-11 | 2014-11-18 | Applied Materials, Inc. | Low cost flowable dielectric films |
US9018108B2 (en) | 2013-01-25 | 2015-04-28 | Applied Materials, Inc. | Low shrinkage dielectric films |
US9324841B2 (en) * | 2013-10-09 | 2016-04-26 | Globalfoundries Inc. | Methods for preventing oxidation damage during FinFET fabrication |
US20150099340A1 (en) * | 2013-10-09 | 2015-04-09 | Globalfoundries Inc. | Methods for preventing oxidation damage during finfet fabrication |
US9847222B2 (en) | 2013-10-25 | 2017-12-19 | Lam Research Corporation | Treatment for flowable dielectric deposition on substrate surfaces |
US9793268B2 (en) * | 2014-01-24 | 2017-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for gap filling improvement |
US20180040617A1 (en) * | 2014-01-24 | 2018-02-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and Structure for Gap Filling Improvement |
US10515953B2 (en) * | 2014-01-24 | 2019-12-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for gap filling improvement |
US20150214226A1 (en) * | 2014-01-24 | 2015-07-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and structure for gap filling improvement |
US9685534B2 (en) * | 2014-07-16 | 2017-06-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for semiconductor device fabrication |
US9299803B2 (en) * | 2014-07-16 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for semiconductor device fabrication |
US9412581B2 (en) | 2014-07-16 | 2016-08-09 | Applied Materials, Inc. | Low-K dielectric gapfill by flowable deposition |
US10049921B2 (en) | 2014-08-20 | 2018-08-14 | Lam Research Corporation | Method for selectively sealing ultra low-k porous dielectric layer using flowable dielectric film formed from vapor phase dielectric precursor |
US10427944B2 (en) * | 2014-12-19 | 2019-10-01 | Samsung Sdi Co., Ltd. | Composition for forming a silica based layer, silica based layer, and electronic device |
US10093830B2 (en) | 2014-12-19 | 2018-10-09 | Samsung Sdi Co., Ltd. | Composition for forming a silica based layer, method for manufacturing silica based layer, and electronic device including the silica based layer |
CN105720041A (en) * | 2014-12-19 | 2016-06-29 | 三星Sdi株式会社 | Composition for forming a silica based layer, silica based layer, and electronic device |
US10106687B2 (en) | 2015-07-31 | 2018-10-23 | Samsung Sdi Co., Ltd. | Composition for forming silica layer, method for manufacturing silica layer and silica layer |
US10388546B2 (en) | 2015-11-16 | 2019-08-20 | Lam Research Corporation | Apparatus for UV flowable dielectric |
US9916977B2 (en) | 2015-11-16 | 2018-03-13 | Lam Research Corporation | Low k dielectric deposition via UV driven photopolymerization |
US11270896B2 (en) | 2015-11-16 | 2022-03-08 | Lam Research Corporation | Apparatus for UV flowable dielectric |
CN107863294A (en) * | 2016-09-22 | 2018-03-30 | 英飞凌科技股份有限公司 | Semiconductor wafer and method |
US20200388501A1 (en) * | 2018-02-22 | 2020-12-10 | Massachusetts Institute Of Technology | Method of reducing semiconductor substrate surface unevenness |
US11901186B2 (en) * | 2018-02-22 | 2024-02-13 | Massachusetts Institute Of Technology | Method of reducing semiconductor substrate surface unevenness |
US20210391208A1 (en) * | 2020-06-15 | 2021-12-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Chemical mechanical polishing slurry composition, method for chemical mechanical polishing and method for forming connecting structure |
US11658065B2 (en) * | 2020-06-15 | 2023-05-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Chemical mechanical polishing slurry composition, method for chemical mechanical polishing and method for forming connecting structure |
WO2023169968A1 (en) * | 2022-03-08 | 2023-09-14 | Merck Patent Gmbh | Method for manufacturing processed substrate |
Also Published As
Publication number | Publication date |
---|---|
US20070117412A1 (en) | 2007-05-24 |
US7517817B2 (en) | 2009-04-14 |
US7192891B2 (en) | 2007-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7192891B2 (en) | Method for forming a silicon oxide layer using spin-on glass | |
JP4413694B2 (en) | Method for forming silicon oxide film by spin-on glass | |
US7582573B2 (en) | Spin-on glass composition and method of forming silicon oxide layer in semiconductor manufacturing process using the same | |
US7179537B2 (en) | Spin-on glass composition and method of forming silicon oxide layer in semiconductor manufacturing process using the same | |
US6479405B2 (en) | Method of forming silicon oxide layer in semiconductor manufacturing process using spin-on glass composition and isolation method using the same method | |
JP3568537B2 (en) | Electron beam processed film for microelectronic structure | |
TW506016B (en) | Method of forming silicon oxide layer in semiconductor manufacturing process using spin-on glass composition and isolation method using the same method | |
KR100364026B1 (en) | Method for forming inter layer dielectric film | |
US7053005B2 (en) | Method of forming a silicon oxide layer in a semiconductor manufacturing process | |
JP4628743B2 (en) | Spin-on glass composition and silicon oxide film forming method using the same | |
JP4955314B2 (en) | Method for producing porous silicon oxide film | |
KR100611115B1 (en) | Spin-on glass composition and method of forming a silicon oxide layer in semiconductor manufacturing process using the same | |
JP4028032B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH09213693A (en) | Formation of insulating film | |
KR20230011802A (en) | A method for forming a metal line of semiconductor device | |
JPH0563100A (en) | Manufacture of semiconductor device | |
JP3371333B2 (en) | Method of forming insulating film | |
Ahlburn | The metamorphosis of inter-metal dielectrics | |
KR20030069375A (en) | Method for fabricating a silicon oxide layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GOO, JU-SEON;HONG, EUN-KEE;KIM, HONG-GUN;AND OTHERS;REEL/FRAME:014362/0344;SIGNING DATES FROM 20030715 TO 20030719 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |