US20050042893A1 - Fragmented backplane system for I/O applications - Google Patents

Fragmented backplane system for I/O applications Download PDF

Info

Publication number
US20050042893A1
US20050042893A1 US10/958,890 US95889004A US2005042893A1 US 20050042893 A1 US20050042893 A1 US 20050042893A1 US 95889004 A US95889004 A US 95889004A US 2005042893 A1 US2005042893 A1 US 2005042893A1
Authority
US
United States
Prior art keywords
backplane
pcb
printed circuit
fragmented
connectivity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/958,890
Other versions
US6932617B2 (en
Inventor
Pierre Debord
Rene Glaise
Claude Gomez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US10/958,890 priority Critical patent/US6932617B2/en
Publication of US20050042893A1 publication Critical patent/US20050042893A1/en
Application granted granted Critical
Publication of US6932617B2 publication Critical patent/US6932617B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/20Modifications to facilitate cooling, ventilating, or heating
    • H05K7/20536Modifications to facilitate cooling, ventilating, or heating for racks or cabinets of standardised dimensions, e.g. electronic racks for aircraft or telecommunication equipment
    • H05K7/20554Forced ventilation of a gaseous coolant
    • H05K7/20563Forced ventilation of a gaseous coolant within sub-racks for removing heat from electronic boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/14Mounting supporting structure in casing or on frame or rack
    • H05K7/1438Back panels or connecting means therefor; Terminals; Coding means to avoid wrong insertion
    • H05K7/1439Back panel mother boards
    • H05K7/1441Back panel mother boards with a segmented structure
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/14Mounting supporting structure in casing or on frame or rack
    • H05K7/1438Back panels or connecting means therefor; Terminals; Coding means to avoid wrong insertion
    • H05K7/1439Back panel mother boards
    • H05K7/1444Complex or three-dimensional-arrangements; Stepped or dual mother boards

Definitions

  • the present invention relates generally to “backplanes” (a/k/a “mother boards”) into which a plurality of individual printed circuit boards can be plugged, and more particularly to an improved backplane structure allowing a very large number of interconnections between the individual printed circuit boards and the backplane.
  • PCB printed circuit boards 110
  • the components are interconnected on the PCB's to accomplish various desired functions. These are also appropriately connected to edge connectors 120 by means of which the individual PCB's can be plugged into mating connectors of a backplane (or mother board) 130 , thus forming, when assembled, a complete electronic system.
  • edge connectors 120 by means of which the individual PCB's can be plugged into mating connectors of a backplane (or mother board) 130 , thus forming, when assembled, a complete electronic system.
  • backplane or mother board
  • a single shelf 170 typically comprised of many, e.g., 16, port adapters 175 with a switch fabric in the center 180 , thus following the traditional model hereinabove discussed.
  • the carriers e.g., the telephone companies, the service providers and the like
  • Port cards must typically be equipped today, each with optics at up to OC-192 (10 gigabits/sec.) to match the expected level of performance at a network node. Therefore, these feed 10 gigabits/sec. of IN and OUT traffic to both switch cards.
  • OC-192 10 gigabits/sec.
  • a backplane system for electrically connecting at least one high-connectivity printed circuit board having a plurality of first connectors thereon to a backplane structure wherein said backplane structure is comprised of a plurality of fragmented parts, each of said fragmented parts including at least one connector positioned on one of its edges and adapted for electrically connecting to a respective one of said first connectors of said at least one high-connectivity printed circuit board.
  • FIG. 2 offers no obstacle to the circulation of air (see numeral 270 ) so the various electronic devices located on the upper and lower PCB's 220 and 230 , as well as those on the extension PCB's 260 , can be efficiently cooled. This is an important factor to consider for terabit-class switches and other high performance electronic systems which tend to use devices dissipating a lot of power when pushed to the maximum limits of the technology.
  • fragments 210 are substantially parallel to one another and all are substantially perpendicular to both top and bottom PCB's 220 and 230 . Air thus easily passes through the parallel fragments as shown.

Abstract

A backplane system allowing a very large number of interconnections between high-connectivity printed circuit boards and a backplane is disclosed. The backplane is fragmented into a plurality of backplane parts that comprise connectors on their edges to mate connectors arranged on the high-connectivity printed circuit boards. These backplane parts may also include other connectors on their edges to couple to extension printed circuit boards requiring less interconnections or cables. Interposers can be used to link several backplane parts and provide enhanced air circulation.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is a continuation of application Ser. No. 10/152,757, filed May 22, 2002.
  • FIELD OF THE INVENTION
  • The present invention relates generally to “backplanes” (a/k/a “mother boards”) into which a plurality of individual printed circuit boards can be plugged, and more particularly to an improved backplane structure allowing a very large number of interconnections between the individual printed circuit boards and the backplane.
  • BACKGROUND OF THE INVENTION
  • As shown in FIGS. 1(a) and 1(b), most complex state-of-the-art electronic structures such as described above are manufactured by mounting individual components 100 on printed circuit boards 110, sometimes simply referred to as PCB=s (or cards). The components are interconnected on the PCB's to accomplish various desired functions. These are also appropriately connected to edge connectors 120 by means of which the individual PCB's can be plugged into mating connectors of a backplane (or mother board) 130, thus forming, when assembled, a complete electronic system. Those skilled in the art know how to partition the various subfunctions of an electronic system onto various individual PCB's. In a typical example, the memory of a computer processor which would be implemented on a first PCB 110, can also be partially contained on a separate PCB 140, and would possibly be expanded by plugging additional memory boards, such as 150, into extra slots 160 that have been made available in backplane 130. Although the above technique of plugging a plurality of spaced PCB's, each in parallel relationship to the others, and each perpendicular to the backplane, has been adopted to implement complex electronic systems, this is not accomplished without limitations and problems.
  • Actually, a major limitation of this conventional structure is that, since the connectors are located on the edge of the PCB's, there is a stringent practical upper limit 125 to the number of interconnections that can be achieved between each PCB and the backplane while maintaining the size of these to reasonable dimensions and keeping PCB's and backplane form factors (i.e., width to length ratios) within manufacturable ratios. Moreover, as advances in microelectronics allow chips to increase in speed with additional I/O's, PCB's and connectors are required to pass these higher density signals at faster edge rates. Especially, telecommunications and networking designers have requirements for PCB to PCB interconnects to perform at sub-nanosecond rise times and with even higher signal densities than conventional products (such as a processor and its memories mentioned above). Thus, high performance sophisticated connectors must be used in these types of applications, requiring that signals be propagated on differential pairs with matched impedance and internal shielding to prevent signal cross-talk. Therefore, connector density becomes a constraint in such backplane system designs. State-of-the-art connectors are able to pass signals having sub-nanosecond rise times, e.g., rise times expressed in tenths of picoseconds. The two connections required by each single signal pair and the numerous ground connections needed to prevent cross-talk must be taken into consideration, to accommodate simultaneous switching and, generally speaking, to allow good signal propagation. Without increasing the size of backplanes and PCB's beyond a reasonable size, the number of signals that can span on the edge 125 of a PCB, plugged in a conventional backplane 130, must stay well below 1,000 since, over 12 inches (a reasonable size), a maximum of 500 to 840 signals can be handled according to the above stated connector density.
  • To stay current with an explosive demand for bandwidth, fueled by progresses in fiber and optoelectronic devices, such as DWDM (Dense Wavelength Division Multiplexing), the telecommunications and networking industries are developing network switches. These are mainly geared at allowing the deployment of a faster Internet that would meet the level of performance expected by mature business applications. Irrespective of the protocols in use (in practice, IP or Internet Protocol, tend to be the dominant protocol though), those products must be capable of sustaining the dispatching of traffic entering a network node through ingress ports, to appropriate egress ports, so that all types of individual communications are moved towards their final destination. One common platform in this industry is as shown in FIG. 1(b) and includes a single shelf 170 typically comprised of many, e.g., 16, port adapters 175 with a switch fabric in the center 180, thus following the traditional model hereinabove discussed. Because the carriers (e.g., the telephone companies, the service providers and the like) require the fabric to be fully redundant, there are both active and back-up switch cards 181 and 182, respectively. Port cards must typically be equipped today, each with optics at up to OC-192 (10 gigabits/sec.) to match the expected level of performance at a network node. Therefore, these feed 10 gigabits/sec. of IN and OUT traffic to both switch cards. Thus, as much as 16×10 gigabits/sec.×2=320 gigabits/sec. of switching bandwidth must be carried on the backplane, through the switch connectors to/from the port adapters. Moving hundreds of gigabits/sec. of bandwidth, and soon terabits, requires numerous high-speed serial lines to interconnect the components. Depending on the speed of these lines (each in the gigabits/sec. range), hundreds of such lines, if not thousands, are required on the backplane and through the connectors of the switch cards to meet the overall bandwidth requirement. Thus, exhausting or exceeding the I/O connection capability of the switch cards is possible when the number of ports to be implemented is higher than the one of this particular example (32×32 or 64×64 port switch are also common requirements) or if the port adapters must be upgraded to the next level of the optical carrier hierarchy, with four times faster optics, i.e., OC-768 at 40 gigabits/sec. Thus, when aggregate throughput has to be expressed in terabits/sec., the standard backplane solution of FIG. 1(b) just cannot accommodate the very large number of high speed serial I/O that are required to match the overall bandwidth of the switch core 180.
  • SUMMARY OF THE INVENTION
  • Thus, it is a broad object of the invention to disclose a backplane structure aimed at enabling a very large number of high speed interconnections between selected printed circuit boards, thus suitable for implementing I/O intensive electronic systems in general and, more specifically, terabit-class switch fabrics as discussed hereinabove.
  • It is yet another object of the invention that the backplane structure of the invention be an all-passive backplane.
  • It is a further object of the invention that it is mechanically feasible to plug and unplug any of the individual printed circuit boards, populated with active electronic devices, without requiring to shut down the whole electronic system, thus allowing its hot maintenance and continuous operation and availability.
  • It is still a further object of the invention that the electronic devices populating the printed circuit boards be easily coolable through the use of standard fans and blower devices.
  • It is yet a further object of the invention that not all fragments neither need to be exactly alike nor are required to be all present, thus allowing upgrading and customization of an electronic system to various environments and type of applications.
  • The accomplishment of these and other related objects is achieved by a backplane system for electrically connecting at least one high-connectivity printed circuit board having a plurality of first connectors thereon to a backplane structure wherein said backplane structure is comprised of a plurality of fragmented parts, each of said fragmented parts including at least one connector positioned on one of its edges and adapted for electrically connecting to a respective one of said first connectors of said at least one high-connectivity printed circuit board.
  • Further objects, features and advantages of the present invention will become apparent to one skilled in the art upon examination of the following description in reference to the accompanying drawings. It is intended that any additional advantages be incorporated herein.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1(a) and 1(b) show examples of conventional packaging of electronic systems;
  • FIG. 2 depicts a fragmented backplane system according to one embodiment of the invention; and
  • FIGS. 3(a)-3(d) illustrate various alternative examples of the invention.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • For a better understanding of the present invention, together with other and further objects, advantages and capabilities thereof, reference is made to the following disclosure and appended claims in connection with the above-described drawings. It is understood that like numerals may be used to indicate like elements from figure to figure.
  • FIG. 2 shows the principle of a fragmented backplane according to one embodiment of the invention. In FIG. 2, an assembly 200 of multiple backplane fragments (pieces) 210 are used. Although not shown, the fragments can be mechanically joined together, e.g., with standard techniques to assemble printed circuit boards/backplanes currently known in the packaging of electronic systems. In FIG. 2, an upper PCB 220 and a lower PCB 230 can be connected to all fragments, respectively, through top and bottom connectors 240 and 250, respectively. That is, each fragment connector 240 (located on the fragment's edge in FIG. 2) is adapted for being electrically connected to a respective connector on PCB 220. Thus, if eight fragments are to be connected, a total of eight receiving, corresponding connectors would be located in the proper spaced-apart orientation on the underside of PCB 220. The upper and lower PCB's 220 and 230 are thus aimed at implementing the electronic functions that must concentrate the largest number of connections with other extension PCB's, such as 260. The lower and upper PCB's are preferably high-connectivity PCB's such as those used to implement the switch fabrics (active and backup ones) shown in FIG. 1(b) and discussed in the background section. More generally, the part of any electronic system that requires several connections can be implemented on these. Similarly, the extension, high-connectivity PCB 260 can be used to implement one switch port access function previously discussed or any part of an electronic system less demanding in number of I/O's. In one example, there could be 16 port adapters, each implemented on an extension PCB 260 and sufficient backplane fragments 210 to mate these. Backplane fragments are designed to be also connectable through standard connectors 255, to the extension, high-connectivity PCB's 260, which can, therefore, have access to both upper 220 and lower 230 PCB's through their corresponding fragments of the backplane.
  • The objective of obtaining many more I/O's is achievable since the connectors now placed side by side allow a much longer length of connection with the fragmented backplane (fragments 210), as sketched by the serpentine line 221, while keeping the size and form factors of the PCB's within manufacturable limits. Indeed, if connectors are, e.g., 2.5-inch wide (see dimension 222) and if the backplane is comprised of 16 fragments to connect 16 port adapters, then a connection length of 16×2.5=40 inches becomes available. This is more than three times what was estimated as reasonable in the discussion of the background section, thus allowing a much greater number of connections. Using the same connector density as in the background section, i.e., 50 to 70 per inch, 2000 to 2800 connections can thus be achieved, a significant increase.
  • It is worth noting that the mechanical assembly of FIG. 2 offers no obstacle to the circulation of air (see numeral 270) so the various electronic devices located on the upper and lower PCB's 220 and 230, as well as those on the extension PCB's 260, can be efficiently cooled. This is an important factor to consider for terabit-class switches and other high performance electronic systems which tend to use devices dissipating a lot of power when pushed to the maximum limits of the technology. In FIG. 2, fragments 210 are substantially parallel to one another and all are substantially perpendicular to both top and bottom PCB's 220 and 230. Air thus easily passes through the parallel fragments as shown.
  • FIGS. 3(a)-3(d) are drawings of various embodiments for the fragmented backplane according to the invention.
  • FIG. 3(a) is intended to show that all sorts of cables 300 (flat cables, coaxial, twisted pairs and so on) can be attached on at least one side of the fragments (as shown) so as to improve system connectivity, if necessary. Such connectivity is also possible on the opposite side of the same fragment, as well as simultaneous connection on both sides at once. In the case specifically shown in FIG. 3(a), air flow (numeral 310) is preferably in the opposite direction as compared to previous FIG. 2 and still can efficiently cool all electronic devices located on the many PCB's.
  • FIG. 3(b) shows that more than two high-connectivity PCB's can be accommodated by a fragmented backplane. Here, four such high connectivity PCB's 321, 322, 323 and 324 are interconnected while plugging of other extension PCB's and cables is still possible from left (PCB 330) and/or right side (PCB 340). Air can flow (see numeral 350) from bottom to top or, as well, from top to bottom. It is also worth noting that not all fragments need to have exactly the same structure. Depending on the type of right or left PCB (340 or 330, respectively) and/or connector that must be accommodated, a fragment can be better tailored for a particular application while still allowing, like all the other fragments, to connect to the high-connectivity PCB's, i.e., PCB 321 to PCB 324 in this particular example. This adds a great deal of flexibility to the invention. In this invention, not only the connectors to cables and extension PCB's can vary with each fragment, but the fragments themselves can be made from various PCB cross section structures, e.g., just a few or many wiring layers can be accommodated and the isolation material can be different. Lower speed adapters or a DC/DC converter, if any, may not need the expensive high frequency isolation material that is often required to implement multi-gigabit/sec. adapters. Moreover, fragments may be designed for using wiring and PCB technologies under development such as those which will include optical fiber wiring. That is, the fragmented backplane assembly taught herein does not require all fragments to be identical, but instead allows for more advanced backplane designs to be implemented when available in the future.
  • FIG. 3(c) shows another option of a fragmented backplane assembly which allows inter-fragment connections through interposers 360. This may be necessary if extension PCB to extension PCB communications are required and, more generally, if there are interconnections that do not need to go to the high-connectivity PCB's 365. Alternatively, a better access to a high-connectivity board could be provided in particular situations, such as illustrated by path 370. A typical example, in which inter-fragment connections would be useful, is a service bus that would need only to be distributed to all extension PCB's.
  • FIG. 3(d) is a section view of an example of a fragmented backplane assembly more particularly aimed at showing a particular arrangement of interposers 380 which serve two purposes. Firstly, these can be used as explained in FIG. 3(c) to carry signal connections between fragments 390 and, secondly, these interposers are oriented so that these are utilized as air deflectors in order to achieve a better cooling of the electronic components located on the upper and lower high-connectivity PCB's 385. In this particular example, a flat cable 392 is assumed to be connected on the left side of the fragment shown, i.e., 390, while, e.g., an extension PCB 394 is plugged from the right. Thus, fragment 390 is indeed equipped with connectors on its four sides 396 plus the two traversal connectors corresponding to the signal-carrying, coupling interposers 380.
  • While there have been shown and described what are at present the preferred embodiments of the invention, it will be obvious to those skilled in the art that various changes and modifications may be made therein without departing from the scope of the invention as defined by the appended claims.

Claims (8)

1. A backplane system comprising at least one high-connectivity printed circuit board having a plurality of first connectors thereon electrically connected to a backplane structure wherein said backplane structure is comprised of a plurality of fragmented parts, each of said fragmented parts including at least one second connector positioned on one of its edges and electrically connecting to a respective one of said first connectors of said at least one high-connectivity printed circuit board.
2. The backplane system of claim 1 further including an extension printed circuit board for extending from one of said fragmented parts, and including a third connector, said fragmented part further including at least one fourth connector on one of its edges electrically connecting to said third connector of said extension printed circuit board.
3. The backplane system of claim 2 wherein said extension printed circuit board is configured to be connected or unconnected from said fourth connector without shutting down the electronic system comprising said backplane system.
4. The backplane system of claim 1 further including an external cable wherein at least one of said fragmented parts further comprises at least one third connector being electrically connected to said external cable.
5. The backplane system of claim 1 wherein said high-connectivity printed circuit board and said fragmented parts of said backplane structure are arranged to facilitate air circulation through said backplane system.
6. The backplane system of claim 5 wherein each of said fragmented parts of said backplane structure are oriented substantially parallel to each other and substantially perpendicular to said high-connectivity printed circuit board.
7. The backplane system of claim 1 further comprising at least one interposer positioned on one of said fragmented parts configured for transmitting signals from said fragmented part to another of said fragmented parts.
8. The backplane system of claim 7 wherein said at least one interposer also is configured as an air deflector.
US10/958,890 2001-05-29 2004-10-05 Fragmented backplane system for I/O applications Expired - Fee Related US6932617B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/958,890 US6932617B2 (en) 2001-05-29 2004-10-05 Fragmented backplane system for I/O applications

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
FR01480044.5 2001-05-29
EP01480044 2001-05-29
US10/152,757 US6824393B2 (en) 2001-05-29 2002-05-22 Fragmented backplane system for I/O applications
US10/958,890 US6932617B2 (en) 2001-05-29 2004-10-05 Fragmented backplane system for I/O applications

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/152,757 Continuation US6824393B2 (en) 2001-05-29 2002-05-22 Fragmented backplane system for I/O applications

Publications (2)

Publication Number Publication Date
US20050042893A1 true US20050042893A1 (en) 2005-02-24
US6932617B2 US6932617B2 (en) 2005-08-23

Family

ID=8183394

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/152,757 Expired - Fee Related US6824393B2 (en) 2001-05-29 2002-05-22 Fragmented backplane system for I/O applications
US10/958,890 Expired - Fee Related US6932617B2 (en) 2001-05-29 2004-10-05 Fragmented backplane system for I/O applications

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/152,757 Expired - Fee Related US6824393B2 (en) 2001-05-29 2002-05-22 Fragmented backplane system for I/O applications

Country Status (1)

Country Link
US (2) US6824393B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7075796B1 (en) 2005-09-06 2006-07-11 Hewlett-Packard Development Company, L.P. Cage for printed circuit board
US20080137284A1 (en) * 2006-12-06 2008-06-12 David Flynn Apparatus, system, and method for a modular blade
WO2008070814A2 (en) * 2006-12-06 2008-06-12 Fusion Multisystems, Inc. (Dba Fusion-Io) Apparatus, system, and method for a scalable, composite, reconfigurable backplane
WO2017160271A1 (en) * 2016-03-14 2017-09-21 Intel Corporation Data storage system connectors with parallel array of dense memory cards and high airflow
US10530077B2 (en) 2017-11-08 2020-01-07 Intel Corporation Connector with a housing and one or more groups of contacts for a computing system
US11960412B2 (en) 2022-10-19 2024-04-16 Unification Technologies Llc Systems and methods for identifying storage resources that are not in use

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7032129B1 (en) * 2001-08-02 2006-04-18 Cisco Technology, Inc. Fail-over support for legacy voice mail systems in New World IP PBXs
US7430167B2 (en) * 2003-09-18 2008-09-30 International Business Machines Corporation Method and system to enable an adaptive load balancing in a parallel packet switch
US8038451B2 (en) * 2005-11-18 2011-10-18 Hewlett-Packard Development Company, L.P. Multi-board printed circuit assembly having aligned connectors
US7298614B2 (en) * 2005-11-28 2007-11-20 Motorola, Inc. Telco hub and method
US7734858B2 (en) * 2006-04-27 2010-06-08 Dell Products L.P. Fabric interposer for blade compute module systems
TWI336509B (en) * 2007-02-16 2011-01-21 En Min Jow Stack structure of semiconductor package and its manufacturing method
JP4609504B2 (en) * 2008-03-04 2011-01-12 株式会社豊田自動織機 Electronics
TWI354213B (en) * 2008-04-01 2011-12-11 Inventec Corp Server
US7798217B2 (en) * 2008-09-15 2010-09-21 Darrell Lantz Apparatus for separating a mixture of liquids of differing specific gravities in a wellbore
US7972143B2 (en) * 2009-02-02 2011-07-05 Tyco Electronics Corporation Printed circuit assembly
US8565570B2 (en) * 2010-07-22 2013-10-22 Telefonaktiebolaget L M Ericsson (Publ) Optical backplane
CN101984599B (en) * 2010-11-01 2013-09-11 华为技术有限公司 Backplane, communication equipment and communication systems
US9148975B2 (en) 2012-06-22 2015-09-29 Advanced Micro Devices, Inc. Electronic interconnect method and apparatus
US9059551B2 (en) * 2012-12-27 2015-06-16 Huawei Technologies Co., Ltd. Backplane apparatus and communication device
US9136624B1 (en) * 2013-03-28 2015-09-15 Juniper Networks, Inc. Orthogonal cross-connecting of printed circuit boards without a midplane board
CN203278615U (en) * 2013-05-22 2013-11-06 Abb技术有限公司 Power module for middle and high voltage inverter and inverter employing same
US9634959B2 (en) * 2014-04-08 2017-04-25 International Business Machines Corporation High-density, fail-in-place switches for computer and data networks
US10841246B2 (en) 2017-08-30 2020-11-17 Arista Networks, Inc. Distributed core switching with orthogonal fabric card and line cards
US10986423B2 (en) 2019-04-11 2021-04-20 Arista Networks, Inc. Network device with compact chassis
US10958003B2 (en) * 2019-08-09 2021-03-23 Intel Corporation Interleaved card/riser connection assembly for compact card integration
US11266007B2 (en) 2019-09-18 2022-03-01 Arista Networks, Inc. Linecard system using riser printed circuit boards (PCBS)
CN112788908A (en) * 2019-11-01 2021-05-11 华为技术有限公司 Interconnection structure for electronic device and assembling method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5006961A (en) * 1988-04-25 1991-04-09 Catene Systems Corporation Segmented backplane for multiple microprocessing modules
US6517375B2 (en) * 2000-01-25 2003-02-11 Compaq Information Technologies Group, L.P. Technique for identifying multiple circuit components

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2951184A (en) * 1956-12-24 1960-08-30 Ibm Printed wiring assembly
US3730264A (en) * 1971-10-01 1973-05-01 Gte Automatic Electric Lab Inc Frontal heat exchanger for racks of heat dissipating apparatus
US4498717A (en) * 1983-08-29 1985-02-12 Gte Communication Systems Corp. Printed wiring board interconnect arrangement
US4838798A (en) * 1988-06-15 1989-06-13 Amp Incorporated High density board to board interconnection system
US5211565A (en) * 1990-11-27 1993-05-18 Cray Research, Inc. High density interconnect apparatus
US5335146A (en) * 1992-01-29 1994-08-02 International Business Machines Corporation High density packaging for device requiring large numbers of unique signals utilizing orthogonal plugging and zero insertion force connetors
US5296748A (en) * 1992-06-24 1994-03-22 Network Systems Corporation Clock distribution system
NL9300971A (en) * 1993-06-04 1995-01-02 Framatome Connectors Belgium Circuit board connector assembly.
US5827074A (en) * 1993-11-01 1998-10-27 Motorola, Inc. End mounting terminator for backplanes
EP0749600B1 (en) * 1994-03-11 2001-07-11 The Panda Project Modular architecture for high bandwidth computers
US5740378A (en) * 1995-08-17 1998-04-14 Videoserver, Inc. Hot swap bus architecture
US5907475A (en) * 1996-04-16 1999-05-25 Allen-Bradley Company, Llc Circuit board system having a mounted board and a plurality of mounting boards
US6081430A (en) * 1997-05-06 2000-06-27 La Rue; George Sterling High-speed backplane
JP3543555B2 (en) * 1997-08-08 2004-07-14 株式会社日立製作所 Signal transmission equipment
JP3698233B2 (en) * 1998-04-28 2005-09-21 富士通株式会社 Printed wiring board mounting structure
US6253266B1 (en) * 1999-02-19 2001-06-26 Inet Technologies, Inc. Apparatus and method for controlling information flow in a card cage having multiple backplanes
US6344975B1 (en) * 1999-08-30 2002-02-05 Lucent Technologies Inc. Modular backplane
US6538899B1 (en) * 2001-01-02 2003-03-25 Juniper Networks, Inc. Traceless midplane
US6683793B1 (en) * 2002-12-13 2004-01-27 Storage Technology Corporation Distributed scalable backplane

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5006961A (en) * 1988-04-25 1991-04-09 Catene Systems Corporation Segmented backplane for multiple microprocessing modules
US6517375B2 (en) * 2000-01-25 2003-02-11 Compaq Information Technologies Group, L.P. Technique for identifying multiple circuit components

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7075796B1 (en) 2005-09-06 2006-07-11 Hewlett-Packard Development Company, L.P. Cage for printed circuit board
US11573909B2 (en) 2006-12-06 2023-02-07 Unification Technologies Llc Apparatus, system, and method for managing commands of solid-state storage using bank interleave
US20080137284A1 (en) * 2006-12-06 2008-06-12 David Flynn Apparatus, system, and method for a modular blade
WO2008070175A2 (en) * 2006-12-06 2008-06-12 FUSION MULTISYSTEMS, INC., (DBA Fusion-io) Apparatus, system, and method for a modular blade
WO2008070814A3 (en) * 2006-12-06 2008-11-13 David Flynn Apparatus, system, and method for a scalable, composite, reconfigurable backplane
WO2008070175A3 (en) * 2006-12-06 2008-12-18 David Flynn Apparatus, system, and method for a modular blade
US7713068B2 (en) 2006-12-06 2010-05-11 Fusion Multisystems, Inc. Apparatus, system, and method for a scalable, composite, reconfigurable backplane
WO2008070814A2 (en) * 2006-12-06 2008-06-12 Fusion Multisystems, Inc. (Dba Fusion-Io) Apparatus, system, and method for a scalable, composite, reconfigurable backplane
US11847066B2 (en) 2006-12-06 2023-12-19 Unification Technologies Llc Apparatus, system, and method for managing commands of solid-state storage using bank interleave
US7778020B2 (en) 2006-12-06 2010-08-17 Fusion Multisystems, Inc. Apparatus, system, and method for a modular blade
US11640359B2 (en) 2006-12-06 2023-05-02 Unification Technologies Llc Systems and methods for identifying storage resources that are not in use
US11102902B2 (en) 2016-03-14 2021-08-24 Intel Corporation Data storage system connectors with parallel array of dense memory cards and high airflow
WO2017160271A1 (en) * 2016-03-14 2017-09-21 Intel Corporation Data storage system connectors with parallel array of dense memory cards and high airflow
US10721832B2 (en) 2016-03-14 2020-07-21 Intel Corporation Data storage system connectors with parallel array of dense memory cards and high airflow
US10530077B2 (en) 2017-11-08 2020-01-07 Intel Corporation Connector with a housing and one or more groups of contacts for a computing system
US11960412B2 (en) 2022-10-19 2024-04-16 Unification Technologies Llc Systems and methods for identifying storage resources that are not in use

Also Published As

Publication number Publication date
US20020182899A1 (en) 2002-12-05
US6932617B2 (en) 2005-08-23
US6824393B2 (en) 2004-11-30

Similar Documents

Publication Publication Date Title
US6932617B2 (en) Fragmented backplane system for I/O applications
US8158892B2 (en) High-speed router with backplane using muli-diameter drilled thru-holes and vias
CN108713355B (en) Routing assembly and system using same
US6528737B1 (en) Midplane configuration featuring surface contact connectors
CN110839182B (en) Integrated routing components and systems employing same
US6422876B1 (en) High throughput interconnection system using orthogonal connectors
US20080112133A1 (en) Switch chassis
US20080315985A1 (en) Multi-switch chassis
WO2006042041A2 (en) High density midplane
US5982634A (en) High speed switch package provides reduced path lengths for electrical paths through the package
US6711028B2 (en) Switching device and a method for the configuration thereof
US20080025007A1 (en) Partially plated through-holes and achieving high connectivity in multilayer circuit boards using the same
US6349037B1 (en) Backplane for common building block
US6485309B2 (en) Virtual midplane to enhance card interconnections using a matrix of interconnecting assemblies
US6614662B2 (en) Printed circuit board layout
US6407923B1 (en) Support and cooling architecture for RF printed circuit boards having multi-pin square post type connectors for RF connectivity
KR20040052223A (en) Rack mounted routers
US6894905B2 (en) Communication device plane having a high-speed bus
US7019983B2 (en) Mounting power handling components on printed circuit boards near high density routing channels
US6700181B1 (en) Method and system for broadband transition from IC package to motherboard
US6618787B2 (en) Computer printed circuit system board with LVD SCSI device direct connector
US20040189418A1 (en) Method and structure for implementing enhanced differential signal trace routing
US7570132B1 (en) Switch matrix
CN117693111A (en) Connector module, network device and communication system
CN117156774A (en) Cabinet server

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20130823