US20050052204A1 - Multiplexing of digital signals at multiple supply voltages in an integrated circuit - Google Patents
Multiplexing of digital signals at multiple supply voltages in an integrated circuit Download PDFInfo
- Publication number
- US20050052204A1 US20050052204A1 US10/656,051 US65605103A US2005052204A1 US 20050052204 A1 US20050052204 A1 US 20050052204A1 US 65605103 A US65605103 A US 65605103A US 2005052204 A1 US2005052204 A1 US 2005052204A1
- Authority
- US
- United States
- Prior art keywords
- terminal
- voltage
- digital signal
- signal line
- level shifter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/002—Switching arrangements with several input- or output terminals
- H03K17/005—Switching arrangements with several input- or output terminals with several inputs only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/693—Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0036—Means reducing energy consumption
Definitions
- This invention relates to generally to integrated circuits (ICs), and more particularly, to multiplexing digital signals at multiple supply voltage levels in an integrated circuit.
- a semiconductor die In integrated circuit (IC) manufacturing, a semiconductor die is provided with terminals, commonly referred to as pads, for communicating with a user or other circuits in an application.
- the die may be housed in a package having user accessible terminals for mounting on a substrate or a printed circuit board.
- Various methods are used to couple the die pads to the terminals of the package, such as for example, wirebonds or solder balls.
- complex integrated circuit designs incorporate more functions on a single integrated circuit die than can easily be coupled to the user accessible terminals, or pins, on the integrated circuit package housing the die.
- the various signals on the integrated circuit die can be multiplexed to the user accessible terminals using simple digital multiplexers.
- many ICs today include digital circuits requiring more than one supply voltage.
- a digital signal from one part of the IC may be from a circuit operating from one supply voltage level (for example 1.0 volt), and a digital signal from another part of the IC may be from a circuit operating at another supply voltage level (for example 1.6 volts). Because of the difference in supply voltage levels, a simple digital multiplexer may not be able to reliably multiplex these signals.
- FIG. 1 illustrates, in block diagram form, an integrated circuit die having a multiple voltage multiplexer in accordance with the present invention.
- FIG. 2 illustrates, in block diagram form, the multiplexer of FIG. 1 in more detail.
- FIG. 3 illustrates, in schematic diagram form, a level shifter of the multiplexer of FIG. 2 .
- FIG. 4 illustrates, in schematic diagram form, an analog multiplexer circuit of the multiplexer of FIG. 2 .
- FIG. 5 illustrates, in block diagram form, a wireless device including the integrated circuit of FIG. 1 .
- the present invention provides a multiplexer circuit that can multiplex digital signals provided at different supply voltage levels.
- the multiplexer circuit includes an analog multiplexer for receiving the digital signals, a level shifter coupled to the output of the analog multiplexer, and a supply voltage multiplexer for providing one of various supply voltages used on the IC corresponding to the signals being multiplexed.
- a control circuit is used to control the input selection of the analog multiplexer as well as the supply voltage multiplexer for providing the correct supply voltage to the level shifter. This provides the ability to multiplex digital signals of differing voltage levels onto a single pad on the IC.
- FIG. 1 illustrates, in block diagram form, an integrated circuit die 10 having a multiple voltage multiplexer 30 in accordance with the present invention.
- integrated circuit die 10 includes a digital signal processor (DSP) core 12 , an application processor (AP) core 14 , and a plurality of pads.
- DSP core 12 and AP core 14 operate independently of each other.
- DSP core 12 and AP core 14 may operate at one or more supply voltage levels (1.6, 1.4, 1.2, and 1.0 volts).
- the plurality of pads are arranged around a perimeter of IC 10 , and are user accessible terminals for providing electrical connections for the various signals and supply voltages communicated to and from IC 10 .
- FIG. 1 illustrates, in block diagram form, an integrated circuit die 10 having a multiple voltage multiplexer 30 in accordance with the present invention.
- integrated circuit die 10 includes a digital signal processor (DSP) core 12 , an application processor (AP) core 14 , and a plurality of pads.
- the plurality of pads include a representative input/output (I/O) pad 16 , and representative power supply pads 18 , 20 , 22 , 24 , and 26 .
- Power supply pad 18 receives a power supply voltage labeled “VPAD”
- power supply pad 20 is coupled to ground and labeled “VSS1”
- power supply pad 22 is coupled to receive a power supply voltage labeled “VDD1”
- power supply pad 24 is coupled to receive a power supply voltage labeled “VDD2”
- power supply pad 26 is coupled to ground and labeled “VSS2”.
- DSP core 12 may operate at 1.6 volts, 1.4 volts, 1.2 volts, and 1.0 volt depending on the operating mode.
- AP core 14 may operate at 1.6 volts, 1.4 volts, 1.2 volts, and 1.0 volt depending on the operating mode.
- DSP core 12 and AP core 14 may operate at different supply voltage levels at the same time.
- Integrated circuit 10 may include many more signals than there are external pins available on a package.
- IC 10 may include 500 or more signals to be multiplexed to only 300 pins.
- FIG. 1 illustrates only one simple example of multiple signals being multiplexed to one pin in accordance with the present invention.
- DSP core 12 includes a plurality of signal lines 15 for conducting a plurality of digital signals at a supply voltage level of 1.2 volts.
- AP core 14 includes a plurality of signal lines 17 for conducting a plurality of digital signals at a supply voltage level of 1.4 volts.
- a digital signal is a “rail-to-rail” signal.
- the pluralities of signal lines 15 and 17 are coupled to input and output terminals, as the case may be, of multiple voltage multiplexer 30 .
- Multiplexer 30 selectively controls which one of the pluralities of signals 15 and 17 communicates via I/O pad 16 , and performs a voltage translation from the internal voltage, such as for example, 1.2 or 1.4 volts, to 2.5 volts. The operation of multiplexer circuit 30 will be described in more detail below.
- integrated circuit die 10 may include additional circuitry (not shown).
- IC 10 is a baseband integrated circuit for wireless devices.
- the additional circuitry may include, for example, one or more memories, display control circuits, timers, debug and test circuits, analog circuits, etc.
- IC 10 may include circuitry other than a DSP core and an AP core. Or, the IC may have only one core.
- the IC may be, for example, an application specific integrated circuit (ASIC) having circuit portions that operate at one supply voltage level and circuit portions that operate at another supply voltage level.
- ASIC application specific integrated circuit
- the IC may include different memory types that require different voltage levels.
- FIG. 2 illustrates, in block diagram form, multiple voltage multiplexer 30 of FIG. 1 in more detail.
- Multiple voltage multiplexer 30 includes analog multiplexers 32 , 34 , and 36 , level shifters 38 , 40 , and 42 , register 39 , output buffer 44 , input buffer 46 , and pad 16 .
- Each of analog multiplexers 32 , 34 , and 36 , input buffer 46 , output buffer 44 , and a portion of level shifters 38 , 40 , and 42 are supplied by power supply voltage VPAD.
- An output path includes analog multiplexer 32 , level shifter 40 and output buffer 44 .
- Analog multiplexer 32 receives digital output signals labeled “SO 1 ” and “SO 2 ”.
- Signals SO 1 and SO 2 may be from DSP core 12 or from AP core 14 , or from another circuit (not shown) of IC 10 .
- SO 1 is from a circuit operating at supply voltage VCC1
- SO 2 is from a circuit operating at supply voltage VCC2.
- digital signals SO 1 and SO 2 may be from circuits supplied with the same supply voltage or from circuits supplied by different supply voltages.
- a control terminal of analog multiplexer 32 receives a multiplexer select signal labeled “MUX SEL”.
- the MUX SEL signal determines which of digital signals SO 1 and SO 2 are coupled to the output of analog multiplexer 32 .
- the output terminal of analog multiplexer 32 is coupled to an input of level shifter 40 .
- the MUX SEL signal is provided to the control terminal of multiplexer 34 for setting the voltage level of portions of level shifters 40 and 42 (see FIG. 3 ), where the voltage level corresponds to the supply voltage level of the selected digital signal SO 1 or SO 2 , that is, supply voltage VCC1 or supply voltage VCC2.
- a programmable register 39 is used to provide a control signal labeled “MUX CONTROL” to control the multiplexers and level shifters.
- Signal MUX SEL depends on signal MUX CONTROL. That is, the logic level of the MUX SEL signal is determined by the MUX CONTROL signal.
- level shifter 38 is optionally provided because the MUX CONTROL signal may originate from a circuit having a different supply voltage than VPAD.
- Programmable register 39 may include one or more bits, each bit for selecting from one or more voltage levels. In the illustrated embodiment, the voltage level of level shifters 40 and 42 is set by selecting one of VDD1 or VDD2 via analog multiplexer 34 .
- level shifter 40 For example, if signal SO 1 is selected at multiplexer 32 , then supply voltage VDD1 will be provided to level shifter 40 . Likewise, if signal SO 2 is selected at multiplexer 32 , then supply voltage VDD2 will be provided to level shifter 40 .
- Level shifter 38 is similar to level shifters 40 and 42 , and will be discussed below in more detail in the discussion of FIG. 3 . The operation of analog multiplexer 32 will be discussed below in more detail in the discussion of FIG. 4 .
- the level shifted digital signal from level shifter 40 is provided to an input of buffer circuit 44 , and in response, a buffered digital signal at the VPAD power supply voltage is provided to pad 16 when output enable signal OE is asserted.
- an input path of multiplexer 30 includes input buffer 46 , level shifter 42 , and analog multiplexer 36 .
- analog multiplexer 36 performs a de-multiplexing function.
- a digital input signal is received at pad 16 at the pad voltage level VPAD.
- the digital input signal is provided to an input of input buffer circuit 46 .
- a buffered input signal is provided at the output of buffer 46 to an input of level shifter 42 when input enable signal IE is asserted.
- Input enable signal IE and output enable signal OE are provided by control circuitry that is not shown.
- Control signal MUX SEL which is derived from control signal MUX CONTROL, as discussed above, selects an output of multiplexer 36 , either SI 1 or SI 2 .
- the MUX SEL signal selects the corresponding supply voltage, either VDD1 or VDD2, via multiplexer 34 .
- a level shifted digital signal at the proper voltage level is then provided to internal circuits of IC 10 via analog de-multiplexer 36 .
- multiplexers 32 and 34 of FIG. 2 each have two inputs and de-multiplexer 36 had two outputs.
- the multiplexers and de-multiplexers may have more than two inputs or outputs, respectively, depending on the number signals to be multiplexed and on the number of possible supply voltages used by the multiplexed signals.
- FIG. 3 illustrates, in schematic diagram form, one embodiment of level shifter 40 of the multiplexer of FIG. 2 .
- level shifters 38 and 42 are similar to level shifter 40 .
- Level shifter 40 includes inverter 50 , P-channel transistors 52 and 54 , and N-channel transistors 56 and 58 .
- Inverter 50 receives either VDD1 or VDD2 as a supply voltage as determined by control MUX SEL. The particular supply voltage corresponds to the voltage level of a digital signal being provided from the output of multiplexer 32 .
- Transistors 52 , 54 , 56 , and 58 form an amplifier. The amplifier is coupled to the power supply voltage VPAD. An output of the amplifier is coupled to input buffer 44 (see FIG. 2 ).
- VDD1 and VDD2 are at a lower voltage potential than VPAD, however, in other embodiments, VDD1 and VDD1 may be at a higher voltage potential.
- inverter 50 provides a logic low voltage to the gate of N-channel transistor 56 .
- N-channel transistor 56 is substantially non-conductive or “OFF”.
- the gate of N-transistor 58 is supplied with the logic high voltage from multiplexer 32 at VCC1 and N-channel transistor 58 is conductive or “ON”.
- the gate of P-channel transistor 52 is pulled low through transistor 58 , causing P-channel transistor 52 to be ON, thus pulling the output of the amplifier up to a logic high equal to about voltage VPAD.
- N-channel transistor 56 is “ON” and N-channel transistor 58 is “OFF”.
- the gate of P-channel transistor 54 is pulled low through transistor 56 , causing P-channel transistor 54 to be ON.
- the gate of P-channel transistor 52 is pulled high through P-channel transistor 54 , causing P-channel transistor 52 to be OFF.
- the output of the amplifier is pull to a logic low through N-channel transistor 56 .
- Level shifter 40 is just one example of a level shifter that can be used with multiplexer circuit 30 . In other embodiments, a different type of level shifter may be used for translating a digital signal from one voltage level to another voltage level.
- FIG. 4 illustrates, in schematic diagram form, one embodiment of analog multiplexer circuit 32 of multiplexer 30 of FIG. 2 .
- Analog multiplexers 34 and 36 are similar to analog multiplexer 32 .
- Analog multiplexer 32 includes inverters 64 , 66 , and 68 , and transmission gates 60 and 62 .
- Transmission gates 60 and 62 each comprise parallel-connected N-channel and P-channel transistors.
- Each of the inverters is a conventional CMOS (complementary metal oxide semiconductor) inverter supplied by power supply voltage VPAD.
- CMOS complementary metal oxide semiconductor
- transmission gate 60 is substantially non-conductive and transmission gate 62 is conductive.
- Digital signal SO 2 is communicated to the input of level shifter 40 .
- transmission gates 60 and 62 allow digital signals SO 1 and SO 2 to be transmitted without a threshold voltage drop. Note that in some embodiments, single transistor “pass” gates may be substituted for transmission gates 60 and 62 .
- FIG. 5 illustrates, in block diagram form, a wireless device 72 including integrated circuit 10 .
- Wireless device 72 includes an RF (radio frequency) IC 76 , a power management IC 74 in addition to integrated circuit 10 .
- wireless device 72 is a cellular telephone.
- wireless device 72 may be any type of 2-way radio, such as for example, a walkie-talkie, 2-way pager, PDA (personal digital assistant), or personal computer, or any device for providing voice and/or data transmitting and/or receiving functions.
- the present invention provides the ability to multiplex digital signals of differing voltage levels onto a single pad of an IC.
Abstract
Description
- This invention relates to generally to integrated circuits (ICs), and more particularly, to multiplexing digital signals at multiple supply voltage levels in an integrated circuit.
- In integrated circuit (IC) manufacturing, a semiconductor die is provided with terminals, commonly referred to as pads, for communicating with a user or other circuits in an application. The die may be housed in a package having user accessible terminals for mounting on a substrate or a printed circuit board. Various methods are used to couple the die pads to the terminals of the package, such as for example, wirebonds or solder balls. Frequently, complex integrated circuit designs incorporate more functions on a single integrated circuit die than can easily be coupled to the user accessible terminals, or pins, on the integrated circuit package housing the die. In some cases, the various signals on the integrated circuit die can be multiplexed to the user accessible terminals using simple digital multiplexers. However, many ICs today include digital circuits requiring more than one supply voltage. For example, a digital signal from one part of the IC may be from a circuit operating from one supply voltage level (for example 1.0 volt), and a digital signal from another part of the IC may be from a circuit operating at another supply voltage level (for example 1.6 volts). Because of the difference in supply voltage levels, a simple digital multiplexer may not be able to reliably multiplex these signals.
- Therefore, there is a need for a multiplexing circuit in an IC that can multiplex digital signals that are provided at different supply voltage levels.
-
FIG. 1 illustrates, in block diagram form, an integrated circuit die having a multiple voltage multiplexer in accordance with the present invention. -
FIG. 2 illustrates, in block diagram form, the multiplexer ofFIG. 1 in more detail. -
FIG. 3 illustrates, in schematic diagram form, a level shifter of the multiplexer ofFIG. 2 . -
FIG. 4 illustrates, in schematic diagram form, an analog multiplexer circuit of the multiplexer ofFIG. 2 . -
FIG. 5 illustrates, in block diagram form, a wireless device including the integrated circuit ofFIG. 1 . - Generally, the present invention provides a multiplexer circuit that can multiplex digital signals provided at different supply voltage levels. The multiplexer circuit includes an analog multiplexer for receiving the digital signals, a level shifter coupled to the output of the analog multiplexer, and a supply voltage multiplexer for providing one of various supply voltages used on the IC corresponding to the signals being multiplexed. A control circuit is used to control the input selection of the analog multiplexer as well as the supply voltage multiplexer for providing the correct supply voltage to the level shifter. This provides the ability to multiplex digital signals of differing voltage levels onto a single pad on the IC.
-
FIG. 1 illustrates, in block diagram form, an integrated circuit die 10 having amultiple voltage multiplexer 30 in accordance with the present invention. In the illustrated embodiment, integrated circuit die 10 includes a digital signal processor (DSP)core 12, an application processor (AP)core 14, and a plurality of pads. DSPcore 12 and APcore 14 operate independently of each other. Also,DSP core 12 andAP core 14 may operate at one or more supply voltage levels (1.6, 1.4, 1.2, and 1.0 volts). The plurality of pads are arranged around a perimeter ofIC 10, and are user accessible terminals for providing electrical connections for the various signals and supply voltages communicated to and fromIC 10. InFIG. 1 , the plurality of pads include a representative input/output (I/O)pad 16, and representativepower supply pads Power supply pad 18 receives a power supply voltage labeled “VPAD”,power supply pad 20 is coupled to ground and labeled “VSS1”,power supply pad 22 is coupled to receive a power supply voltage labeled “VDD1”,power supply pad 24 is coupled to receive a power supply voltage labeled “VDD2”, and power supply pad 26 is coupled to ground and labeled “VSS2”. As illustrated inFIG. 1 , DSPcore 12 may operate at 1.6 volts, 1.4 volts, 1.2 volts, and 1.0 volt depending on the operating mode. Likewise, APcore 14 may operate at 1.6 volts, 1.4 volts, 1.2 volts, and 1.0 volt depending on the operating mode. Furthermore,DSP core 12 andAP core 14 may operate at different supply voltage levels at the same time. -
Integrated circuit 10 may include many more signals than there are external pins available on a package. For example, in one embodiment, IC 10 may include 500 or more signals to be multiplexed to only 300 pins.FIG. 1 illustrates only one simple example of multiple signals being multiplexed to one pin in accordance with the present invention. In the example illustrated inFIG. 1 , DSPcore 12 includes a plurality ofsignal lines 15 for conducting a plurality of digital signals at a supply voltage level of 1.2 volts. APcore 14 includes a plurality ofsignal lines 17 for conducting a plurality of digital signals at a supply voltage level of 1.4 volts. Generally, a digital signal is a “rail-to-rail” signal. That is, if the digital signal is provided from a circuit operating with a supply voltage of, for example, 1.4 volts, then a logic “one” is a 1.4 volt signal and a logic “zero” is a zero volt signal. The pluralities ofsignal lines multiple voltage multiplexer 30. Multiplexer 30 selectively controls which one of the pluralities ofsignals O pad 16, and performs a voltage translation from the internal voltage, such as for example, 1.2 or 1.4 volts, to 2.5 volts. The operation ofmultiplexer circuit 30 will be described in more detail below. - Note that integrated circuit die 10 may include additional circuitry (not shown). In the illustrated embodiment, IC 10 is a baseband integrated circuit for wireless devices. In the case of a wireless device, the additional circuitry may include, for example, one or more memories, display control circuits, timers, debug and test circuits, analog circuits, etc. In other embodiments, IC 10 may include circuitry other than a DSP core and an AP core. Or, the IC may have only one core. Also, the IC may be, for example, an application specific integrated circuit (ASIC) having circuit portions that operate at one supply voltage level and circuit portions that operate at another supply voltage level. In addition, the IC may include different memory types that require different voltage levels.
-
FIG. 2 illustrates, in block diagram form,multiple voltage multiplexer 30 ofFIG. 1 in more detail.Multiple voltage multiplexer 30 includesanalog multiplexers level shifters register 39,output buffer 44,input buffer 46, andpad 16. Each ofanalog multiplexers input buffer 46,output buffer 44, and a portion oflevel shifters analog multiplexer 32,level shifter 40 andoutput buffer 44.Analog multiplexer 32 receives digital output signals labeled “SO1” and “SO2”. Signals SO1 and SO2 may be fromDSP core 12 or fromAP core 14, or from another circuit (not shown) ofIC 10. In the illustrated embodiment, SO1 is from a circuit operating at supply voltage VCC1, and SO2 is from a circuit operating at supply voltage VCC2. In other embodiments, digital signals SO1 and SO2 may be from circuits supplied with the same supply voltage or from circuits supplied by different supply voltages. - A control terminal of
analog multiplexer 32 receives a multiplexer select signal labeled “MUX SEL”. The MUX SEL signal determines which of digital signals SO1 and SO2 are coupled to the output ofanalog multiplexer 32. The output terminal ofanalog multiplexer 32 is coupled to an input oflevel shifter 40. In addition to controllinganalog multiplexers multiplexer 34 for setting the voltage level of portions oflevel shifters 40 and 42 (seeFIG. 3 ), where the voltage level corresponds to the supply voltage level of the selected digital signal SO1 or SO2, that is, supply voltage VCC1 or supply voltage VCC2. - A
programmable register 39 is used to provide a control signal labeled “MUX CONTROL” to control the multiplexers and level shifters. Signal MUX SEL depends on signal MUX CONTROL. That is, the logic level of the MUX SEL signal is determined by the MUX CONTROL signal. Note thatlevel shifter 38 is optionally provided because the MUX CONTROL signal may originate from a circuit having a different supply voltage than VPAD.Programmable register 39 may include one or more bits, each bit for selecting from one or more voltage levels. In the illustrated embodiment, the voltage level oflevel shifters analog multiplexer 34. For example, if signal SO1 is selected atmultiplexer 32, then supply voltage VDD1 will be provided tolevel shifter 40. Likewise, if signal SO2 is selected atmultiplexer 32, then supply voltage VDD2 will be provided tolevel shifter 40.Level shifter 38 is similar tolevel shifters FIG. 3 . The operation ofanalog multiplexer 32 will be discussed below in more detail in the discussion ofFIG. 4 . - Still referring to
FIG. 2 , the level shifted digital signal fromlevel shifter 40 is provided to an input ofbuffer circuit 44, and in response, a buffered digital signal at the VPAD power supply voltage is provided to pad 16 when output enable signal OE is asserted. - Similarly, an input path of
multiplexer 30 includesinput buffer 46,level shifter 42, andanalog multiplexer 36. Note that in the illustrated embodiment,analog multiplexer 36 performs a de-multiplexing function. A digital input signal is received atpad 16 at the pad voltage level VPAD. The digital input signal is provided to an input ofinput buffer circuit 46. A buffered input signal is provided at the output ofbuffer 46 to an input oflevel shifter 42 when input enable signal IE is asserted. Input enable signal IE and output enable signal OE are provided by control circuitry that is not shown. Control signal MUX SEL, which is derived from control signal MUX CONTROL, as discussed above, selects an output ofmultiplexer 36, either SI1 or SI2. Also, the MUX SEL signal selects the corresponding supply voltage, either VDD1 or VDD2, viamultiplexer 34. A level shifted digital signal at the proper voltage level is then provided to internal circuits ofIC 10 viaanalog de-multiplexer 36. - Note that the
multiplexers FIG. 2 each have two inputs and de-multiplexer 36 had two outputs. In other embodiments, the multiplexers and de-multiplexers may have more than two inputs or outputs, respectively, depending on the number signals to be multiplexed and on the number of possible supply voltages used by the multiplexed signals. -
FIG. 3 illustrates, in schematic diagram form, one embodiment oflevel shifter 40 of the multiplexer ofFIG. 2 . Note thatlevel shifters level shifter 40.Level shifter 40 includesinverter 50, P-channel transistors channel transistors Inverter 50 receives either VDD1 or VDD2 as a supply voltage as determined by control MUX SEL. The particular supply voltage corresponds to the voltage level of a digital signal being provided from the output ofmultiplexer 32.Transistors FIG. 2 ). Usinglevel shifter 40, a signal at voltage level VDD1 or VDD2 is translated, or level shifted to voltage level VPAD. In the illustrated embodiment, VDD1 and VDD2 are at a lower voltage potential than VPAD, however, in other embodiments, VDD1 and VDD1 may be at a higher voltage potential. - In the case where a digital signal from
multiplexer 32 is a logic high voltage from a circuit being supplied by, for example, VCC1,inverter 50 provides a logic low voltage to the gate of N-channel transistor 56. N-channel transistor 56 is substantially non-conductive or “OFF”. The gate of N-transistor 58 is supplied with the logic high voltage frommultiplexer 32 at VCC1 and N-channel transistor 58 is conductive or “ON”. The gate of P-channel transistor 52 is pulled low throughtransistor 58, causing P-channel transistor 52 to be ON, thus pulling the output of the amplifier up to a logic high equal to about voltage VPAD. - Conversely, if the digital signal from
multiplexer 32 is a logic low, N-channel transistor 56 is “ON” and N-channel transistor 58 is “OFF”. The gate of P-channel transistor 54 is pulled low throughtransistor 56, causing P-channel transistor 54 to be ON. The gate of P-channel transistor 52 is pulled high through P-channel transistor 54, causing P-channel transistor 52 to be OFF. The output of the amplifier is pull to a logic low through N-channel transistor 56. -
Level shifter 40, as illustrated inFIG. 3 , is just one example of a level shifter that can be used withmultiplexer circuit 30. In other embodiments, a different type of level shifter may be used for translating a digital signal from one voltage level to another voltage level. -
FIG. 4 illustrates, in schematic diagram form, one embodiment ofanalog multiplexer circuit 32 ofmultiplexer 30 ofFIG. 2 .Analog multiplexers analog multiplexer 32.Analog multiplexer 32 includesinverters transmission gates Transmission gates transmission gate 60 is conductive andtransmission gate 62 is substantially non-conductive. Digital signal SO1 is communicated to the input oflevel shifter 40. Also, when the MUX SEL signal is a logic low voltage,transmission gate 60 is substantially non-conductive andtransmission gate 62 is conductive. Digital signal SO2 is communicated to the input oflevel shifter 40. The use oftransmission gates transmission gates -
FIG. 5 illustrates, in block diagram form, awireless device 72 including integratedcircuit 10.Wireless device 72 includes an RF (radio frequency)IC 76, apower management IC 74 in addition to integratedcircuit 10. In the illustrated embodiment,wireless device 72 is a cellular telephone. In other embodiments,wireless device 72 may be any type of 2-way radio, such as for example, a walkie-talkie, 2-way pager, PDA (personal digital assistant), or personal computer, or any device for providing voice and/or data transmitting and/or receiving functions. - The present invention, as described herein, provides the ability to multiplex digital signals of differing voltage levels onto a single pad of an IC.
- Various changes and modifications to the embodiments herein chosen for purposes of illustration will readily occur to those skilled in the art. For example, variations in the types of conductivities of transistors, the types of transistors, etc. may be readily made. To the extent that such modifications and variations do not depart from the scope of the invention, they are intended to be included within the scope thereof, which is assessed only by a fair interpretation of the following claims.
Claims (33)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/656,051 US6856173B1 (en) | 2003-09-05 | 2003-09-05 | Multiplexing of digital signals at multiple supply voltages in an integrated circuit |
JP2006525363A JP4675897B2 (en) | 2003-09-05 | 2004-08-24 | Multiplexing digital signals with multiple supply voltages in an integrated circuit |
PCT/US2004/027499 WO2005027348A1 (en) | 2003-09-05 | 2004-08-24 | Multiplexing of digital signals at multiple supply voltages in an integrated circuit |
KR1020067004544A KR101102257B1 (en) | 2003-09-05 | 2004-08-24 | Multiplexing apparatus and method of digital signals at multiple supply voltages in an integrated circuit |
CNB2004800252416A CN100574106C (en) | 2003-09-05 | 2004-08-24 | The multiplexed digital signal that is in a plurality of supply voltages in integrated circuit |
TW093126700A TWI344688B (en) | 2003-09-05 | 2004-09-03 | Multiplexing of digital signals at multiple supply voltages in an integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/656,051 US6856173B1 (en) | 2003-09-05 | 2003-09-05 | Multiplexing of digital signals at multiple supply voltages in an integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
US6856173B1 US6856173B1 (en) | 2005-02-15 |
US20050052204A1 true US20050052204A1 (en) | 2005-03-10 |
Family
ID=34116800
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/656,051 Expired - Lifetime US6856173B1 (en) | 2003-09-05 | 2003-09-05 | Multiplexing of digital signals at multiple supply voltages in an integrated circuit |
Country Status (6)
Country | Link |
---|---|
US (1) | US6856173B1 (en) |
JP (1) | JP4675897B2 (en) |
KR (1) | KR101102257B1 (en) |
CN (1) | CN100574106C (en) |
TW (1) | TWI344688B (en) |
WO (1) | WO2005027348A1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060022710A1 (en) * | 2004-06-30 | 2006-02-02 | Stmicroelectronics Sa | Integrated circuit having an input/output terminal configurable within a given voltage range |
US7541834B1 (en) | 2008-04-15 | 2009-06-02 | International Business Machines Corporation | System and the methods of managing a set of programmable fuses on an integrated circuit |
US20110291637A1 (en) * | 2010-05-28 | 2011-12-01 | Ravi Vijayaraghavan | Increasing the efficiency of a dc-dc converter |
WO2016073121A3 (en) * | 2014-11-06 | 2016-06-16 | Qualcomm Incorporated | High-speed level-shifting multiplexer |
EP3386110A1 (en) * | 2017-04-03 | 2018-10-10 | Nxp B.V. | Systems and methods for supplying reference voltage to multiple die of different technologies in a package |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7221185B1 (en) * | 2005-02-01 | 2007-05-22 | Altera Corporation | Method and apparatus for memory block initialization |
KR100555509B1 (en) * | 2003-07-23 | 2006-03-03 | 삼성전자주식회사 | Internal voltage converter for low power consumption by selective voltage references and method thereof |
US7392419B2 (en) * | 2005-06-30 | 2008-06-24 | International Business Machines Corporation | System and method automatically selecting intermediate power supply voltages for intermediate level shifters |
JP5096459B2 (en) * | 2006-05-05 | 2012-12-12 | シノプシス・インコーポレーテッド | Electronic circuit and method therefor |
US10715209B2 (en) | 2006-11-18 | 2020-07-14 | RF Micron, Inc. | Computing device for processing environmental sensed conditions |
US10149177B2 (en) | 2006-11-18 | 2018-12-04 | Rfmicron, Inc. | Wireless sensor including an RF signal circuit |
US11817637B2 (en) | 2006-11-18 | 2023-11-14 | Rfmicron, Inc. | Radio frequency identification (RFID) moisture tag(s) and sensors with extended sensing via capillaries |
US7498860B2 (en) * | 2007-03-27 | 2009-03-03 | Agere Systems Inc. | Buffer circuit having multiplexed voltage level translation |
US7808274B2 (en) * | 2007-12-28 | 2010-10-05 | Semiconductor Components Industries, Llc | Monolithically integrated multiplexer-translator-demultiplexer circuit and method |
US8217700B1 (en) * | 2008-07-01 | 2012-07-10 | Cypress Semiconductor Corporation | Multifunction input/output circuit |
CN101640529B (en) * | 2008-07-30 | 2011-08-24 | 盛群半导体股份有限公司 | Voltage input and output circuit |
US7948293B1 (en) * | 2009-01-27 | 2011-05-24 | Xilinx, Inc. | Synchronizing transitions between voltage sources used to provide a supply voltage |
JP2010199640A (en) * | 2009-02-20 | 2010-09-09 | Toshiba Corp | Signal level conversion circuit |
US7816948B1 (en) | 2009-06-09 | 2010-10-19 | Freescale Semiconductor, Inc. | Voltage translator |
KR101946360B1 (en) | 2011-05-16 | 2019-02-11 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Programmable logic device |
US8779799B2 (en) | 2011-05-19 | 2014-07-15 | Semiconductor Energy Laboratory Co., Ltd. | Logic circuit |
JP5892852B2 (en) | 2011-05-20 | 2016-03-23 | 株式会社半導体エネルギー研究所 | Programmable logic device |
US8669781B2 (en) | 2011-05-31 | 2014-03-11 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
DE102011081989A1 (en) * | 2011-09-01 | 2013-03-07 | Robert Bosch Gmbh | Method for reading input signal through input element in microcontroller for motor vehicle, involves processing input signals read by input element in timer unit which is activated by drive unit |
US9203411B2 (en) * | 2012-10-11 | 2015-12-01 | Qualcomm Incorporated | Compact low power level shifter for dual rail |
CN103856209B (en) * | 2012-12-05 | 2016-12-07 | 戴泺格集成电路(天津)有限公司 | Integrated circuit and the method for integrated circuit |
US20160373108A1 (en) * | 2014-03-27 | 2016-12-22 | Intel Corporation | Multiplexor logic functions implemented with circuits having tunneling field effect transistors (tfets) |
US9292372B2 (en) | 2014-05-18 | 2016-03-22 | Freescale Semiconductor, Inc. | Error pad for safety device |
CN104808739A (en) * | 2015-04-24 | 2015-07-29 | 京东方科技集团股份有限公司 | Power supply management integrated circuit and display device |
CN108255753B (en) * | 2016-12-28 | 2020-05-19 | 中芯国际集成电路制造(上海)有限公司 | I/O receiver and receiving circuit thereof |
CN109428576B (en) * | 2017-08-29 | 2022-02-11 | 珠海全志科技股份有限公司 | Control system for multiplexing PAD of multi-path IP |
US10355693B1 (en) * | 2018-03-14 | 2019-07-16 | Qualcomm Incorporated | Extended GPIO (eGPIO) |
CN109921780B (en) * | 2019-03-07 | 2023-03-14 | 上海申矽凌微电子科技有限公司 | Multiplexing pin circuit |
CN115589133B (en) * | 2022-12-12 | 2023-05-02 | 杰夫微电子(四川)有限公司 | Power supply multiplexer and control method thereof |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US153923A (en) * | 1874-08-11 | Improvement in molding-flasks for cement and clay pipes | ||
US5534798A (en) * | 1991-06-21 | 1996-07-09 | Crosspoint Solutions, Inc. | Multiplexer with level shift capabilities |
US5973955A (en) * | 1998-02-02 | 1999-10-26 | Motorola, Inc. | Comparison circuit utilizing a differential amplifier |
US6020760A (en) * | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
US6346829B1 (en) * | 1998-08-31 | 2002-02-12 | Motorola, Inc. | High voltage input buffer made by a low voltage process and having a self-adjusting trigger point |
US6509758B2 (en) * | 2001-04-18 | 2003-01-21 | Cygnal Integrated Products, Inc. | IC with digital and analog circuits and mixed signal I/O pins |
US6535018B1 (en) * | 2000-07-26 | 2003-03-18 | Cirrus Logic, Inc. | Voltage level shifting circuits and methods and systems using the same |
US6710621B2 (en) * | 2001-02-16 | 2004-03-23 | Nallatech, Ltd. | Programmable power supply for field programmable gate array modules |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05129914A (en) * | 1991-10-30 | 1993-05-25 | Nec Corp | Logic circuit |
-
2003
- 2003-09-05 US US10/656,051 patent/US6856173B1/en not_active Expired - Lifetime
-
2004
- 2004-08-24 WO PCT/US2004/027499 patent/WO2005027348A1/en active Application Filing
- 2004-08-24 JP JP2006525363A patent/JP4675897B2/en active Active
- 2004-08-24 CN CNB2004800252416A patent/CN100574106C/en not_active Expired - Fee Related
- 2004-08-24 KR KR1020067004544A patent/KR101102257B1/en active IP Right Grant
- 2004-09-03 TW TW093126700A patent/TWI344688B/en active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US153923A (en) * | 1874-08-11 | Improvement in molding-flasks for cement and clay pipes | ||
US5534798A (en) * | 1991-06-21 | 1996-07-09 | Crosspoint Solutions, Inc. | Multiplexer with level shift capabilities |
US6020760A (en) * | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
US6285211B1 (en) * | 1997-07-16 | 2001-09-04 | Altera Corporation | I/O buffer circuit with pin multiplexing |
US5973955A (en) * | 1998-02-02 | 1999-10-26 | Motorola, Inc. | Comparison circuit utilizing a differential amplifier |
US6346829B1 (en) * | 1998-08-31 | 2002-02-12 | Motorola, Inc. | High voltage input buffer made by a low voltage process and having a self-adjusting trigger point |
US6535018B1 (en) * | 2000-07-26 | 2003-03-18 | Cirrus Logic, Inc. | Voltage level shifting circuits and methods and systems using the same |
US6710621B2 (en) * | 2001-02-16 | 2004-03-23 | Nallatech, Ltd. | Programmable power supply for field programmable gate array modules |
US6509758B2 (en) * | 2001-04-18 | 2003-01-21 | Cygnal Integrated Products, Inc. | IC with digital and analog circuits and mixed signal I/O pins |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060022710A1 (en) * | 2004-06-30 | 2006-02-02 | Stmicroelectronics Sa | Integrated circuit having an input/output terminal configurable within a given voltage range |
US7541834B1 (en) | 2008-04-15 | 2009-06-02 | International Business Machines Corporation | System and the methods of managing a set of programmable fuses on an integrated circuit |
US20110291637A1 (en) * | 2010-05-28 | 2011-12-01 | Ravi Vijayaraghavan | Increasing the efficiency of a dc-dc converter |
US9214860B2 (en) * | 2010-05-28 | 2015-12-15 | Texas Instruments Incorporated | Comparator multiplexing LDO and converted output to DC-DC converter circuitry |
WO2016073121A3 (en) * | 2014-11-06 | 2016-06-16 | Qualcomm Incorporated | High-speed level-shifting multiplexer |
US9490813B2 (en) | 2014-11-06 | 2016-11-08 | Qualcomm Incorporated | High-speed level-shifting multiplexer |
US9806717B2 (en) | 2014-11-06 | 2017-10-31 | Qualcomm Incorporated | High-speed level-shifting multiplexer |
EP3386110A1 (en) * | 2017-04-03 | 2018-10-10 | Nxp B.V. | Systems and methods for supplying reference voltage to multiple die of different technologies in a package |
Also Published As
Publication number | Publication date |
---|---|
JP2007504752A (en) | 2007-03-01 |
TWI344688B (en) | 2011-07-01 |
TW200516754A (en) | 2005-05-16 |
KR20060079848A (en) | 2006-07-06 |
US6856173B1 (en) | 2005-02-15 |
WO2005027348A1 (en) | 2005-03-24 |
JP4675897B2 (en) | 2011-04-27 |
KR101102257B1 (en) | 2012-01-03 |
CN1846354A (en) | 2006-10-11 |
CN100574106C (en) | 2009-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6856173B1 (en) | Multiplexing of digital signals at multiple supply voltages in an integrated circuit | |
US7038498B2 (en) | Input/output circuit, reference-voltage generating circuit, and semiconductor integrated circuit | |
US6064226A (en) | Multiple input/output level interface input receiver | |
US7061478B1 (en) | Multiple-mode CMOS I/O cell | |
US6911860B1 (en) | On/off reference voltage switch for multiple I/O standards | |
US20030087671A1 (en) | Multi-mode I/O circuitry supporting low interference signaling schemes for high speed digital interfaces | |
US20050225364A1 (en) | High speed low power input buffer | |
EP2387156A2 (en) | Power-down circuit | |
US7382168B2 (en) | Buffer circuit with multiple voltage range | |
US10079603B1 (en) | Configurable, multi-functional driver circuit | |
US6833739B2 (en) | Input buffer circuit for semiconductor device | |
US6714047B2 (en) | Semiconductor integrated circuit | |
US6664851B1 (en) | Selectable single mode or differential mode operation in a single amplifier | |
JP4005086B2 (en) | Semiconductor integrated circuit | |
US5519355A (en) | High speed boundary scan multiplexer | |
US6222397B1 (en) | Output circuit with switching function | |
US8937503B2 (en) | Switch control circuit, semiconductor device, and radio communication device | |
US6578185B1 (en) | Power-supply-configurable outputs | |
US7315483B2 (en) | Circuit for selecting a power supply voltage and semiconductor device having the same | |
US6798236B2 (en) | Output buffer circuit with power supply voltages different from a power supply voltage applied to an internal circuit | |
US20090284287A1 (en) | Output buffer circuit and integrated circuit | |
US6621294B2 (en) | Pad system for an integrated circuit or device | |
US20040001551A1 (en) | Data transmission circuit and method for reducing leakage current | |
US7701041B2 (en) | Chip-packaging with bonding options having a plurality of package substrates | |
US20230084654A1 (en) | Semiconductor integrated circuits that support enhanced signal multiplexing operations for i/o buffers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHUN, CHRISTOPHER K.;REEL/FRAME:015261/0857 Effective date: 20030904 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC;REEL/FRAME:015360/0718 Effective date: 20040404 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
CC | Certificate of correction | ||
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:024397/0001 Effective date: 20100413 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0553 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037356/0143 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:040652/0180 Effective date: 20161107 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME;ASSIGNOR:FREESCALE SEMICONDUCTOR INC.;REEL/FRAME:041354/0148 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |