US20050073470A1 - Controller/driver for driving display panel - Google Patents
Controller/driver for driving display panel Download PDFInfo
- Publication number
- US20050073470A1 US20050073470A1 US10/956,158 US95615804A US2005073470A1 US 20050073470 A1 US20050073470 A1 US 20050073470A1 US 95615804 A US95615804 A US 95615804A US 2005073470 A1 US2005073470 A1 US 2005073470A1
- Authority
- US
- United States
- Prior art keywords
- image data
- color
- controller
- driver
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 claims abstract description 272
- 230000009467 reduction Effects 0.000 claims abstract description 27
- 238000009792 diffusion process Methods 0.000 claims description 98
- 230000004044 response Effects 0.000 claims description 92
- 239000011159 matrix material Substances 0.000 claims description 72
- 238000000034 method Methods 0.000 claims description 16
- 230000000295 complement effect Effects 0.000 description 22
- 238000012546 transfer Methods 0.000 description 18
- 238000010586 diagram Methods 0.000 description 14
- 230000006872 improvement Effects 0.000 description 11
- 239000013001 matrix buffer Substances 0.000 description 10
- 230000006870 function Effects 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 230000003213 activating effect Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000003086 colorant Substances 0.000 description 2
- 230000001934 delay Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/147—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using display panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3666—Control of matrices with row and column drivers using an active matrix with the matrix divided into sections
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
- G09G2340/0428—Gradation resolution change
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2044—Display of intermediate tones using dithering
- G09G3/2051—Display of intermediate tones using dithering with use of a spatial dither pattern
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2059—Display of intermediate tones using error diffusion
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/399—Control of the bit-mapped memory using two or more bit-mapped memories, the operations of which are switched in time, e.g. ping-pong buffers
Definitions
- the present invention is generally related to controller/drivers and display device including the same, more particularly, to controller/drivers adapted to color reduction.
- Controller/drivers are used for driving display panels, including liquid crystal display panes. Controller/drivers may be mechanically separated from the display panel, or integrated on the display panel typically using a chip-on-glass (COG) technique.
- COG chip-on-glass
- Controller/drivers are desired to display high quality images on the display panels. Such requirement may be satisfied by using a display panel adapted to an increased number of colors, and a controller/driver adapted to pixel data composed of increased data bits for each pixel.
- controller/drivers and display panels disposed within portable devices including cell phones and PDAs (personal data assistant), because various technical limits are imposed on such controller/drivers and display panels.
- One requirement imposed on controller/drivers and display panels for portable devices is reduction in power consumption, and another is reduction in mounting space.
- display panels for portable devices, especially LCDs are not allowed to display an increased number of colors.
- controller/drivers within portable devices require special techniques for achieving high quality images.
- Japanese Open Laid Patent Application No. P2002-287709 discloses a controller driver suitable for portable devices, which achieves displaying high quality images.
- the disclosed controller/driver is composed of a circuit for color reduction based on dithering or error diffusion. Such architecture allows the controller/driver to display high quality images using a display memory with a reduced capacity.
- controller/drivers are desired to be multifunctional.
- the LCDs are desirably driven by using a single controller/driver. Driving multiple LCDs with a single controller/driver effectively simplifies the routing of the wirings within the portable device.
- controller/drivers are desirably adapted to various image formats other than the bitmap format.
- One drawback of the bitmap format is large data size, and this drawback is serious for controller/drivers for portable devices. Receiving image data with increased data size undesirably increases power consumption of controller/drivers, because controller/drivers require power for receiving data bits.
- One approach for solving this drawback is transferring images with an image form other than the bitmap form, which allows reduction in the image data size. For example, transferring images with the vector form or the JPEG form is a promising technique for reducing power consumption of controller/drivers. It should be noted that, to the inventors' knowledge, no prior art discloses a display device which transfers images to a controller/driver using an image format other than the bitmap form.
- an object of the present invention is to provide a multifunctional controller/driver which achieves high quality images along with the reduction in the display memory capacity.
- the present invention generally addresses a controller/driver including first and second multipurpose memory sections.
- the first and second memory sections are used for different image data depending on an operation mode into which the controller/driver is placed.
- a controller/driver for driving main and sub display panels is composed of first and second memory sections a color reduction circuit, and a data line driver circuit.
- the color reduction circuit offers color-reduction under a first condition for externally received input image data to develop first color-reduce image data, and offers color-reduction under a second condition different from the first condition for the input image data to develop second color-reduced image data
- the first and second memory sections store therein the first and second color-reduced image data, respectively.
- the data line driver circuit drives one of the main and sub display panels in response to one of the first and second color-reduced image data at a first frame, and drives the one of the main and sub display panels in response to another of the first and second color-reduced image data at a second frame following the first frame.
- the first memory section stores therein main image data associated with a main image to be displayed on the main display panel
- the second memory section stores therein sub image data associated with a sub image to be displayed on the sub display panel.
- the data line driver circuit drives the main display panel in response to the main image data stored in the first memory section, and drives the sub display panel in response to the sub image data stored in second first memory section.
- the second memory section is adapted to store the image data used for driving the sub display panel, and also to store the second color-reduced image data used for achieving image quality enhancement through frame rate control.
- This architecture effectively achieves high quality image on the main display panel with the reduced memory resource.
- a controller/driver for driving a display panel is composed of first and second memory sections, a color-reduction circuit, an image processor, and a data line driver circuit.
- the color-reduction circuit offers color-reduction under a first condition for input image data in a bitmap form to develop first color-reduced image data, and offers color-reduction under a second condition different from the first condition for the input image data to develop second color-reduced image data, and the first and second memory sections store therein the first and second color-reduced image data, respectively.
- the data line driver circuit drives the display panel in response to one of the first and second color-reduced image data at a first frame, and drives the display panel in response to another of the first and second color-reduced image data at a second frame following the first frame.
- the image processor converts another input image data in a form different from the bitmap form into corresponding bitmap data using the first memory section as a work area, and develops the corresponding bitmap data onto the first memory section, and the second memory section receives the bitmap data from the first memory section to store therein.
- the data line driver circuit drives the display panel in response to the bitmap data stored in the second memory section.
- the first memory section is used as a storage area for storing first color-reduced image data used for achieving image quality enhancement through frame rate control, and also used as a work area used for converting another input image data in a form other than the bitmap form into the corresponding bitmap data.
- This architecture effectively achieves high quality image on the main display panel with the reduced memory resource.
- a display device is composed of a processor, a display panel, and a controller/driver driving the display panel in response to input image data received from the processor, the input image data is represented in a bitmap form.
- the controller/driver includes a color-reduction circuit generating first color-reduced image data through applying color reduction to the input image data under a first condition, and generating second color-reduced image data through applying color reduction to the input image data under a second condition different from the first condition, a first memory section storing the first color-reduced image data, a second memory section storing the second color-reduced image data, and a data line driver circuit driving the display panel in response to one of the first and second color-reduced image data at a first frame, and driving the display panel in response to another of the first and second color-reduced image data at a second frame following the first frame.
- FIG. 1 is a block diagram illustrating an exemplary structure of a display device including a controller/driver in accordance with a first embodiment of the present invention
- FIG. 2 is a block diagram illustrating an exemplary structure of a dither circuit within the controller/driver in the first embodiment
- FIG. 3 is a schematic illustrating an exemplary operation of the display device in the first embodiment, when the controller/driver is placed into a normal mode;
- FIG. 4 is a schematic illustrating an exemplary operation of the display device in the first embodiment, when the controller/driver is placed into an image quality enhance mode;
- FIG. 5 is block diagram illustrating an exemplary structure of a display device including a controller/driver in accordance with a second embodiment of the present invention
- FIG. 6 is a block diagram illustrating an error diffusion circuit within the controller/driver in the second embodiment
- FIG. 7 is a block diagram illustrating an exemplary structure of a display device in accordance with a third embodiment of the present invention.
- FIG. 8 is a block diagram illustrating an exemplary structure of a two-output dither circuit within the controller/driver in the third embodiment
- FIG. 9 is a block diagram illustrating exemplary structures of first and second display memories within the controller/driver in the third embodiment.
- FIG. 10 is a schematic illustrating an exemplary operation in the third embodiment, when the controller/driver is placed into a vector data mode
- FIG. 11 is a schematic illustrating an exemplary operation in the third embodiment, when the controller/driver is place into a bitmap data mode
- FIG. 12 is a block diagram illustrating an exemplary structure of a display device in a fourth embodiment.
- FIG. 13 is a block diagram illustrating an exemplary structure of an error diffusion circuit within the controller/driver in the fourth embodiment.
- FIG. 1 is a block diagram illustrating an exemplary structure of a display device 10 in a first embodiment.
- the display device 10 is composed of a main LCD panel 11 , a sub LCD panel 12 , a CPU (central processing unit) 13 , a controller/driver 14 , and a pair of gate line drivers 15 and 16 .
- CPU central processing unit
- the main LCD panel 11 is composed of H 1 data lines 11 a disposed to extend in the y-axis direction (the vertical direction), and V 1 gate lines 11 b disposed to extend in the x-axis direction (the horizontal direction); it should be noted that H 1 designates the number of the data lines 11 a , and V 1 designates the number of the gate lines 11 b . Pixels are disposed at the respective intersections of the data lines 11 a and the gate lines 11 b . In other words, the main LCD panel 11 includes pixels arranged in V 1 rows and H 1 columns.
- the sub LCD panel 12 is composed of H 2 data lines 12 a disposed to extend in the y-axis direction, and V 2 gate lines 12 b disposed to extend in the x-axis direction.
- the sub LCD panel 12 includes pixels arranged in V 2 rows and H 2 columns at the respective intersections of the data lines 12 a and the gate lines 12 b .
- the H 2 data lines 12 a of the sub LCD panel 12 are respectively connected to H 2 data lines selected out of the H 1 , data lines 11 a of the main LCD panel 11 .
- the controller/driver 14 is designed to drive the data lines 12 a of the sub LCD panel 12 through the data lines 11 a of the main LCD panel 11 .
- the CPU 13 provides the controller/driver 14 with input image data 17 representing images to be displayed on the main and sub LCD panels 11 and 12 .
- the input image data 17 is k-bit grayscale bitmap data (that is, 2 k grayscale bitmap data), which represents the graylevel of each pixel by using k data bits.
- the CPU 13 is also develops a control signal 18 to control the controller/driver 14 .
- the controller/driver 14 drives the data lines 11 a and 12 a of the main and sub LCD panels 11 and 12 in response to the input image data 17 , under the control of the CPU 13 . Additionally, the controller/driver 14 develops timing control signals 19 a and 19 b for controlling the operation timings of the gate line drivers 15 and 16 .
- the controller/driver 14 has two operation modes: a normal mode, and an image quality enhance mode.
- a normal mode When being placed in the normal mode, the controller/driver 14 drives selected one or both of the main and sub LCD panels 11 and 12 with the normal image quality.
- the controller/driver 14 When being placed in the image quality enhance mode, on the other hand, the controller/driver 14 selectively enhances the image quality of a selected portion of the main LCD panel 11 ; the controller/driver 14 drives the remaining portion of the main LCD panel 11 with the normal image quality.
- the selected portion driven with the enhanced image quality may be referred to as an enhanced image quality region, and the remaining portion may be referred to as a normal image quality region.
- the controller/driver 14 When the controller/driver 14 is placed in the image quality enhance mode, the sub LCD panel 12 is deactivated, and no image is displayed on the sub LCD panel 12 .
- the operation mode of the controller/driver 14 is controlled using the control signal 18 .
- the gate line drivers 15 and 16 are used for driving the gate lines of the main and sub LCD panels 11 and 12 , respectively.
- the gate line driver 15 is responsive to the timing control signal 19 a received from the controller/driver 14 for scanning the gate lines 11 b of the main LCD panel 11 .
- the gate line driver 16 is responsive to the timing control signal 19 b for scanning the gate lines 12 b of the sub LCD panel 12 .
- the controller/driver 14 is composed of a memory controller circuit 21 , a dither circuit 22 , a display memory 23 , a latch circuit 24 , a data line driver circuit 25 , a grayscale voltage generator circuit 26 , and a timing control circuit 27 .
- the memory controller circuit 21 is designed to transfer the input image data 17 received from the CPU 13 to the dither circuit 22 , and to control the dither circuit 22 and the display memory 23 . More specifically, the memory controller circuit 21 has functions as follows:
- the display memory control signal 33 may include an address signal representative of the access location of the display memory 23 , a row address strobe (RAS) signal, and a column address strobe (CAS) signal, and so forth.
- the access and operation timings of the display memory 23 are controlled by these control signals.
- the dither circuit 22 offers r-bit color reduction through dithering for the input image data 17 to develop a color-reduced image data 35 , r being an integer less than k.
- the color-reduce image data 35 is n-bit bitmap data (that is, 2 n grayscale bitmap data), where n is k minus r.
- the color-reduced image data 35 represents the graylevel of each pixel by using n data bits.
- the dither circuit 22 achieves dithering using a specific (r, r) dither matrix, and the coordinate data 31 , which is representative of x and y coordinates of each pixel.
- the dither circuit 22 selects one of two dither matrixes A 1 , and A 2 in response to the matrix switch signal 32 , and achieves dithering of the input image data 17 using the selected dither matrix.
- the matrix switch signal 32 is set to logic “0”
- the dither circuit 22 selects the dither matrix A 1 for achieving dithering.
- the matrix switch signal 32 is set to logic “1”
- the dither circuit 22 selects the dither matrix A 2 .
- the display memory 23 stores therein the color-reduced image data 35 received from the dither circuit 22 .
- a main region 23 a and a sub region 23 b are defined within the display memory 23 .
- the main region 23 a has a capacity of H 1 ⁇ V 1 ⁇ n bits, while the sub region 23 b has a capacity of H 1 ⁇ V 2 ⁇ n bits;
- H 1 is the number of the pixel columns of the main LCD panel 11
- V 1 is the number of the pixel rows of the main LCD panel 11
- V 2 is the number of the pixel rows of the sub LCD panel 12 .
- the display memory 23 is configured to include H 1 ⁇ n bit lines, and to output H 1 ⁇ n data bits at the same time through the bit lines, the H 1 ⁇ n data bits being the pixel data associated with selected one pixel row, including H 1 pixels, of the main LCD panel 11 .
- the sub region 23 b within the display memory 23 is used for two purposes: one purpose is to store image data associated with the image to be displayed on the sub LCD panel 12 , and another is to store image data used for the enhancement of the image quality of the main LCD panel 11 using a frame rate control technique. This allows the controller/driver 14 to achieve both of the enhancement of the image quality and the concurrent drive of multiple LCD panels with the reduced display memory size.
- the latch circuit 24 , the data line driver circuit 25 , and the grayscale voltage generator circuit 26 are used as a drive section for driving the main LCD panel 11 , and/or the sub LCD panel 12 , in response to the color-reduced image data 35 .
- the latch circuit 24 latches the pixel data of H 1 ⁇ n bits received from the display memory 23 in response to a latch signal received from the timing control circuit 27 , and transfers the latched pixel data to the data line driver circuit 25 .
- the grayscale voltage generator circuit 26 provides the data line driver circuit 25 with 2 n voltages respectively associated with the 2 n graylevels representable on the main and sub LCD panels 12 and 13 .
- the data line driver circuit 25 selects one of the 2 n voltages for each pixel in response to the associated pixel data, and develops the selected voltage onto the associated data line 11 a within the main LCD panel 11 , or onto the associated data line 12 a within the sub LCD panel 12 through the associated data line 11 a for each pixel.
- the timing control circuit 27 provides timing control for the memory controller circuit 21 , the display memory 23 , the latch circuit 24 within the controller/driver 14 , and for the gate line drivers 15 and 16 . More specifically, the timing control circuit 27 provides a timing control signal 34 for the memory controller circuit 12 , and thereby controls write and read timings of the display memory 23 . Additionally, the timing controller 27 generates the latch signal 36 to output the latch circuit 24 , and thereby controls data latch timing for the latch circuit 24 . Finally, the timing control circuit 27 provides a control signals 19 a and 19 b for the gate line driver 15 and 16 , and thereby controls the activation timing of the gate lines 11 b within the main LCD panel 11 , and the gate lines 12 b within the sub LCD panel 12 . The frame rate at which images are displayed on the main LCD panel 11 is controllable by the timing control signal 34 , the latch signal 36 , and the control signals 19 a and 19 b.
- the dither circuit 22 is composed of a matrix selector 22 a , an XOR gate 22 b , and a dither matrix buffer 22 c , and an adder 22 d .
- the dither circuit 22 receives k-bit pixel data for each pixel, the data bits of the k-bit pixel data being inputted to the dither circuit 22 in parallel. Additionally, the dither circuit 22 receives x and y coordinates of each pixel.
- the matrix selector 22 a calculates a remainder p obtained by dividing the x coordinate of the pixel by two, and a remainder q obtained by dividing the y coordinate of the pixel by two.
- the remainders p and q are each the value selected out of “0” and “1”.
- the XOR gate 22 b generates a logical value q′ which is an XOR of the remainder q and the logical value of the matrix switch signal 32 .
- the dither matrix buffer 22 c contains therein a 2 ⁇ 2 bayer matrix A; the (i, j) element of the bayer matrix A is referred to as a ij , which is each 2-bit data.
- the dither matrix buffer 22 c Upon receiving the remainder p and the logical value q′, the dither matrix buffer 22 c outputs the element a pq′ , which is the (p, q) element of the bayer matrix A.
- the adder 22 d adds the output of the dither matrix buffer 22 c to the input image data 17 .
- the upper n data bits of the output of the adder 22 d are retrieved as the color-reduced image data 35 .
- the controller/driver 14 has two operation modes: the normal mode and the image quality enhance mode.
- the controller/driver 14 drives the sub LCD panel 12 as well as the main LCD panel 11 .
- the controller/driver 14 drives selected portion of the main LCD panel 11 with high quality, with the sub LCD panel 12 deactivated. The operations of the controller/driver 14 are described below in detail for the normal mode and the image quality enhance mode.
- FIG. 3 illustrates the operation of the display device 10 when the controller/driver 14 is placed into the normal mode.
- the CPU 13 indicates the controller/driver 14 to activate the sub LCD panel 12 using the control signal 18 .
- the controller/driver 14 is placed into the normal mode.
- the CPU 13 generates the input image data 17 so that the input image data 17 includes main image data 17 a representative of an image to be displayed on the main LCD panel 11 , and sub image data 17 b representative of an image to be displayed on the sub LCD panel 12 .
- the CPU 13 then provides the input image data 17 for the controller/driver 14 .
- the memory controller circuit 21 In response to the controller/driver 14 being placed into the normal mode, the memory controller circuit 21 sets the matrix switch signal 32 to logical value 0, and thereby indicates the dither circuit 22 to select the dither matrix A 1 . Additionally, the memory controller circuit 21 transfers the coordination data 31 , and the input image data 17 that includes the main and sub image data 17 a and 17 b , to the memory controller circuit 21 .
- the dither circuit 22 applies dithering to each of the main and sub image data 17 a and 17 b , and thereby develops color-reduced main image data 35 a and color-reduced sub image data 35 b .
- the color-reduced main image data 35 a is obtained through dithering of the main image data 17 a while the color-reduced sub image data 35 b is obtained through dithering of the sub image data 17 b .
- the dither circuit 22 develops the color-reduced image data 35 to include the color-reduced main and sub image data 35 a and 35 b , and provides the color-reduced image data 35 for the display memory 23 .
- the display memory 23 stores the color-reduced main image data 35 a into the main region 23 a , and also stores the color-reduced sub image data 35 b into the sub region 23 b .
- the main region 23 a is configured to store image data used for driving the main LCD panel 11
- the sub region 23 b is configured to store image data used for driving the sub LCD panel 12 .
- the data line driver circuit 25 drives the data lines 11 a within the main LCD panel 11 in response to the color-reduced main image data 35 a , and also drives the data lines 12 a of the sub LCD panel 12 in response to the color-reduced sub image data 35 b .
- the data lines 12 a within the sub LCD panel 12 are driven through the data lines 11 a within the main LCD panel 11 .
- the gate line drivers 15 and 16 drive the gate lines 11 b and 12 b within the main and sub LCD panels 11 and 12 . This achieves displaying the images represented by the main and sub image data 17 a and 17 b on the main and sub LCD panels 11 and 12 , respectively.
- FIG. 4 illustrates the operation of the display device 10 when the controller/driver 14 is placed into the image quality enhance mode.
- the CPU 13 indicates the controller/driver 14 to display a high quality image on the selected portion of the main LCD panel 11 using the control signal 18 .
- the controller/drive 14 is placed into the image quality enhance mode in response to the control signal 18 .
- the CPU 13 generates the input image data 17 so that the input image data 17 includes normal quality image data 17 c and enhanced quality image data 17 d , the normal quality image data 17 c being representative of an image to be displayed on the normal image quality region of the main LCD panel 11 , and the enhanced quality image data 17 d being representative of an image to be displayed on the enhanced image quality region of the main LCD panel 11 .
- the CPU 13 then provides the controller/driver 14 with the input image data 17 , including the normal-quality image data 17 c and the enhanced-quality image data 17 d . It should be noted that the CPU 13 does not provide the controller/driver 14 with image data for the sub LCD panel 12 .
- the memory controller circuit 21 sequentially transfers the normal quality image data 17 c and the enhanced quality image data 17 d , received from the CPU 13 , to the dither circuit 22 .
- the dither circuit 22 applies dithering to the normal-quality image data 17 c and the enhanced quality image data 17 d . More specifically, the dither circuit 22 applies dithering to the normal-quality image data 17 c with the dither matrix A 1 to thereby develop color-reduced normal-quality image data 35 c . Additionally, the dither circuit 22 applies dithering to the enhanced-quality image data 17 d with the dither matrix A 1 to thereby develop first color-reduced enhanced-quality image data 35 d , and also applies dithering to the enhanced-quality image data 17 d with the dither matrix A 2 to thereby develop second color-reduced enhanced-quality image data 35 e .
- the dither circuit 22 develops the color-reduced image data 35 to include the color-reduced normal-quality image data 35 c , and the first and second color-reduced enhanced-quality image data 35 d , and 35 e to provide for the display memory 23 .
- the dither circuit 22 develops the color-reduced normal-quality image data 35 c , and the first and second color-reduced enhanced-quality image data 35 d , and 35 e as follows.
- the memory controller circuit 21 sets the matrix switch signal 32 to logical value 0, and thereby indicates the dither circuit 22 to select the dither matrix A 1 for dithering.
- the dither circuit 22 applies dithering to the normal quality image data 17 a using the dither matrix A 1 to develop the color-reduced normal-quality image data 35 c .
- the color-reduced normal-quality image data 35 c is stored in the main region 23 a of the display memory 23 .
- the memory controller circuit 21 switches the matrix switch signal 32 at the frequency twice as high as the frequency at which data bits of the enhanced quality image data 17 d are inputted to the dither circuit 22 . More specifically, the memory controller circuit 21 provides pixel data associated with a target pixel for the dither circuit 22 with the matrix switch signal 32 set to logical value 0. In response to the matrix switch signal 32 being set to logical value 0, the dither circuit 22 applies dithering to the target pixel using the dither matrix A 1 . The resultant pixel data obtained through the dithering is stored in the main region 23 a of the display memory 23 .
- the memory controller circuit 21 then switches the matrix switch signal 32 to logical value 1.
- the dither circuit 22 applies dithering to the target pixel using the dither matrix A 2 .
- the resultant pixel data obtained through the dithering is stored in the sub region 23 a of the display memory 23 .
- This procedure allows the dither circuit 22 to develop the first color-reduced enhanced-quality image data 35 d through applying dithering to the enhanced quality image data 17 d with the dither matrix A 1 , and to develop the second color-reduced enhanced-quality image data 35 e through applying dithering to the enhanced quality image data 17 d with the dither matrix A 2 .
- the display memory 23 stores the color-reduced normal-quality image data 35 c and the first color-reduced enhanced-quality image data 35 d into the main region 23 a , and also stores the second color-reduced enhanced-quality image data 35 e into the sub region 23 b.
- the data line driver circuit 25 drives the data lines 11 a within the main LCD panel 11 in response to the color-reduced normal-quality image data 35 c , and the first and second color-reduced enhanced-quality image data 35 d and 35 e .
- the gate lines 11 b are activated by the gate line driver 15 in synchronization with the drive of the data lines 11 a at appropriate timings. This achieves driving the pixels within the normal image quality region of the main LCD panel 11 in response to the color-reduced normal-quality image data 35 c , and also achieves driving the pixels within the enhanced image quality region in response to the first and second color-reduced enhanced-quality image data 35 d and 35 e.
- This procedure allows the controller/driver 14 to display the image on the normal image quality region of the main LCD panel 11 with the normal quality.
- the color-reduced normal-quality image data 35 c which is generated through dithering with the dither matrix A 1 , is retrieved from the display memory 23 at every frame, and the pixels within the normal image quality region are driven in response to the retrieved color-reduced normal-quality image data 35 c . This achieves displaying the image associated with the normal quality image data 17 c on the normal image quality region of the main LCD panel 11 .
- the image quality is enhanced through dithering and frame rate control within the enhanced image quality region of the main LCD panel 11 .
- the first color-reduced enhanced-quality image data 35 d which is generated through dithering using the dither matrix A 1 , is retrieved from the display memory 23 , and the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 35 d .
- the second color-reduced enhanced-quality image data 35 e which is generated through dithering using the dither matrix A 2 , is retrieved from the display memory 23 , and the pixels within the enhanced image quality region are driven in response to the second color-reduced enhanced-quality image data 35 e .
- the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 35 d , while being driven in response to the first color-reduced enhanced-quality image data 35 e at even frames.
- first and second color-reduced enhanced-quality image data 35 d and 35 e which are generated with the different dither matrixes, effectively reduces the granular noise of images caused by the dithering, and thereby improves the image quality of the enhanced image quality region.
- the controller/driver 14 may be configured to partially update the image displayed on the enhanced image quality region of the main LCD panel 11 as described in the following. Updating the image begins with providing the controller/driver 14 from the CPU 13 with differential image data associated with the portion of the image to be updated, and coordinate data representative of the coordinates of the pixels within the portion to be updated.
- the dither circuit 22 applies dithering to the differential image data using the dither matrixes A 1 and A 2 , and thereby develops a pair of dithered differential image data.
- the portion of the main regions 23 a of the display memory 23 associated with the portion to be updated is then overwritten to the dithered differential image data generated by using the dither matrix A 1 , while the portion of the main regions 23 a of the display memory 23 associated with the portion to be updated is overwritten to the dithered differential image data generated by using the dither matrix A 2 .
- This procedure completes the partial update of the image displayed on the enhanced image quality region of the main LCD panel 11 .
- the architecture for partially updating the image on the main LCD panel 11 through transmitting only the image data to be updated effectively reduces the power consumption; this enhances the use of the display device 10 in this embodiment for portable devices.
- the controller/driver 14 in this embodiment which makes use of the memory resource provided for driving multiple LCD panels, achieves improvement of the image quality using the dithering and the frame rate control with the reduced memory capacity.
- the controller/driver 14 uses the sub region 23 b of the display memory 23 multipurposely, for both storing the color-reduced sub image data 35 b used for driving the sub LCD panel 12 , and storing the second color-reduced enhanced-quality image data 35 e used for displaying quality-enhanced images on the main LCD panel 11 through the dithering and frame rate control. This allows the controller/driver 14 to display enhanced-quality images on the main LCD panel 11 , and to drive the multiple display panels with the reduced memory resource.
- the controller/driver 14 in this embodiment effectively achieves the improvement of the image quality through the dithering and frame rate control with reduced power consumption.
- the controller/driver 14 does not require receiving image data from the CPU 13 at every frame for achieving the frame rate control.
- Such operation effectively reduces the data transmission from the CPU 13 to the controller/driver 14 while the controller/driver 14 implements the frame rate control.
- the reduction in the data transmission is effective for reducing the power consumption of the controller/driver 14 . This is important especially when the display device 10 in this embodiment is installed within portable devices.
- the frame rate at which the main LCD panel 11 is refreshed when the controller/driver 14 is placed into the image quality enhance mode is higher than that when the controller/driver 14 is placed into the normal mode.
- Increasing the frame rate allows the images generated by using different dither matrixes to be switched at a high frequency, and to thereby make the structured noise hard to be perceived. This effectively improves the image quality; however, the increase in the frame rate undesirably increases the power consumption.
- the frame rate is preferably controlled so that the frame rate is increased when the enhanced image quality is required, that is, when the controller/driver 14 is placed into the image quality enhance mode, while the frame rate is decreased when the controller/driver 14 is placed into the normal mode.
- the enhanced image quality region is prepared within the main LCD panel 11 in this embodiment, the enhanced image quality region may be prepared within the sub LCD panel 12 in place of the main LCD panel 11 .
- the main LCD panel 12 is deactivated in response to the controller/driver 14 being placed into the image quality enhance mode, and the whole of the sub LCD panel 12 is used as the enhanced image quality region.
- the sub region 23 b within the display memory 23 may have the same capacitance as the main region 23 a .
- the whole of the main LCD panel 11 may be used as the enhanced image quality region, when the controller/driver 14 is placed into the image quality enhance mode.
- the whole of the sub LCD panel 12 may be used as the enhanced image quality region.
- FIG. 5 is a block diagram illustrating the structure of a display device 20 in accordance with a second embodiment of the present invention.
- the display device 20 offers the r-bit color reduction for the input image data 17 through error diffusion in place of dithering.
- the dither circuit 22 is replaced with an error diffusion circuit 28 in this embodiment.
- the memory controller 21 is designed to provide an initial error switch signal 37 for the error diffusion circuit 28 in place of the matrix switch signal 28 .
- the initial error switch signal 37 is indicative of the initial error to be used by the error diffusion circuit 28 .
- the memory controller 21 is designed to provide the error diffusion circuit 28 with the coordinate data 31 , representative of the x and y coordinates of each pixel.
- FIG. 6 illustrates an exemplary structure of the error diffusion circuit 28 , designed to offer 2-bit color reduction through error diffusion; this implies that r is equal to two.
- the error diffusion circuit 28 is composed of an initial error configuration circuit 41 , first and second error diffusion sections 42 a and 42 b , and a selector 43 .
- the initial error configuration circuit 41 generates first and second initial errors x 1 INI and x 2 INI , in response to the y coordinates indicated by the coordinate data 31 .
- the first and second initial errors x 1 INI and x 2 INI are different from each other, and dependent on the y coordinate of the interested pixel.
- the first and second initial errors x 1 INI and x 2 INI are set to “0” and “3”, respectively, when the remainder obtained by dividing the coordinate y by 4 is zero, to “2” and “1” when the remainder is one, to “1” and “2”, when the remainder is two, and to “3” and “0”, respectively, when the remainder is three.
- the first error diffusion section 42 a applies error diffusion to the input image data 17 using the first initial error x 1 INI , received from the initial error configuration circuit 41 , to generate the first color-reduced image data 44 a .
- the first error diffusion section 42 a is composed of an adder 46 , a delay circuit 47 , an error selector 48 , and another adder 49 .
- the adder 46 adds a 2-bit error x received from the error selector 48 to the lower two bits of the input image data 47 , and thereby develops a sum data x SUM and a carry c.
- the sum data x SUM is a 2-bit data representing the sum of the lower two bits of the input image data 47 and the error x.
- the delay circuit 47 delays the sum data x SUM by the delay time associated with one pixel processing.
- the error selector 48 selects the first initial error x 1 INI as the error x to output the adder 46 , when the x coordinate of the interested pixel is “1” (that is, when the interested pixel is the leftmost pixel), while selecting the output of the delay circuit 47 as the error x to output the adder 46 .
- the adder 49 adds the carry c to the upper n bits of the input image data 17 .
- the output of the adder 49 is the first color-reduced image data 44 a , obtained by the error diffusion using the first initial error x 1 INI .
- the second error diffusion section 42 b applies error diffusion to the input image data 17 using the second initial error x 2 INI received from the initial error configuration circuit 41 .
- the structure of the second error diffusion section 42 b is almost identical to that of the first error diffusion section 42 a in the exception that the error selector 48 receives the second initial error x 2 INI in place of the first initial error x 1 INI .
- the selector 43 is responsive to the initial error switch signal 37 to select one of the first and second color-reduced image data 44 a and 44 b as the color-reduced image data 35 .
- the first color-reduced image data 44 a is outputted as the color-reduced image data 35 when the initial error switch signal 37 is set to logical value “0”.
- the second color-reduced image data 44 b is outputted as the color-reduced image data 35 .
- the thus-described architecture of the error diffusion circuit 28 equivalently achieves color-reduction of the input image data 17 through error diffusion using the initial error x 1 INI , when the initial error switch signal 37 is set to logical value “0”, and achieves color-reduction of the input image data 17 through error diffusion using the initial error x 2 INI , when the initial error switch signal 37 is set to logical value “1”.
- the operation of the display device 20 in this embodiment is similar to that of the display device 10 in the first embodiment except for that the controller/driver 14 applies the error diffusion using the first initial error x 1 INI in place of the dithering using the dither matrix A 1 , and applies the error diffusion using the second initial error x 2 INI in place of the dithering using the dither matrix A 2 .
- the memory controller circuit 21 sets the initial error switch signal 37 to logical value “0”.
- the error diffusion circuit 28 is configured to output the first color-reduced image data 44 a as the resultant color-reduced image data 35 . This is equivalent to that the error diffusion circuit 28 is configured to implement the error diffusion using the first initial error x 1 INI .
- the error diffusion circuit 28 Upon receiving the main and sub image data 17 a and 17 b from the CPU 13 through the memory controller circuit 21 , the error diffusion circuit 28 applies the error diffusion using the first initial error x 1 INI to the main and sub image data 17 a and 17 b to develop the color-reduced main image data 35 a , and the color-reduced sub image data 35 b .
- the color-reduced main image data 35 a is stored in the main region 23 a
- the color-reduced sub image data 35 b is stored in the sub region 23 b .
- the data line driver circuit 25 drives the data lines 11 a within the main LCD panel 11 in response to the color-reduced main image data 35 a , stored in the main region 23 a , while driving the data lines 11 b within the sub LCD panel 12 in response to the color-reduced sub image data 35 b , stored in the sub region 23 b .
- the CPU 13 develops the normal quality image data 17 c , and the enhanced quality image data 17 d , the normal quality image data 17 c being associated with the image to be displayed on the normal image quality region, and the enhanced quality image data 17 d being associated with the image to be displayed on the enhanced image quality region.
- the normal quality image data 17 c , and the enhanced quality image data 17 d are provided for the error diffusion circuit 28 through the memory controller circuit 21 .
- the memory controller circuit 21 sets the initial error switch signal 37 to logical value “0”. This configures the error diffusion circuit 28 to implement the error diffusion using the first initial error x 1 INI .
- the error diffusion circuit 28 applies the error diffusion using the first initial error x 1 INI to the normal quality image data 17 c to develop the color-reduced normal-quality image data 35 c .
- the color-reduced normal-quality image data 35 c is stored in the main region 23 a of the display memory 23 .
- the memory controller circuit 21 switches the initial error switch signal 37 at the frequency twice as high as the frequency at which data bits of the enhanced quality image data 17 d are inputted to the error diffusion circuit 28 . More specifically, the memory controller circuit 21 provides pixel data of a specific pixel of the enhanced quality image data 17 d with the initial error switch signal 37 set to logical value “0”. In response to the initial error switch signal 37 being set to logical value “0”, the error diffusion circuit 28 selects the first error diffusion section 42 a , which implements error diffusion using the initial error x 1 INI , to apply error diffusion to the specific pixel data.
- the resultant pixel data is stored in the main region 23 a of the display memory 23 .
- the memory controller circuit 21 then switches the initial error switch signal 37 to logical value “1”.
- the error diffusion circuit 28 selects the second error diffusion section 42 b , which implements error diffusion using the initial error x 2 INI , to apply error diffusion to the specific pixel data.
- the resultant pixel data is stored in the sub region 23 b of the display memory 23 . The same goes for the other pixels.
- This procedure allows the error diffusion circuit 28 to develop the first color-reduced enhanced-quality image data 35 d through error diffusion with the first initial error x 1 INI , and to develop the second color-reduced enhanced-quality image data 35 e through error diffusion with the second initial error x 2 INI .
- the color-reduced normal-quality image data 35 c and the first color-reduced enhanced-quality image data 35 d are stored in the main region 23 a
- the second color-reduced enhanced-quality image data 35 e is stored in the sub region 23 b
- the data line driver circuit 25 uses the color-reduced normal-quality image data 35 c and the first and second color-reduced enhanced-quality image data 35 d and 35 e .
- the pixels within the normal image quality region of the main LCD panel 11 are driven in response to the color-reduced normal-quality image data 35 c
- the pixels within the enhanced image quality region are driven in response to the first and second color-reduced enhanced-quality image data 35 d and 35 e.
- images are displayed with the normal image quality on the normal image quality region of the main LCD panel 11 , while the image quality is enhanced within the enhanced image quality region through the use of error diffusion and frame rate control.
- the color-reduced normal image data 35 c are retrieved from the display memory 23 at every frame, and the pixels are driven in response to the retrieved color-reduced normal image data 35 c within the normal image quality region. This achieves displaying the image associated with the normal quality image data 17 c with the normal image quality on the normal image quality region of the main LCD panel 11 .
- the first and second color-reduced enhanced-quality image data 34 d and 35 e are alternately retrieved.
- the first color-reduced enhanced-quality image data 34 d is retrieved from the display memory 23 , and the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 34 d .
- the second color-reduced enhanced-quality image data 34 e is retrieved from the display memory 23 , and the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 34 e .
- controller/driver 14 in this embodiment which makes use of the memory resource provided for driving multiple LCD panels, achieves improvement of the image quality using the error diffusion and the frame rate control with the reduced memory capacity. Additionally, the controller/driver 14 in this embodiment effectively achieves the improvement of the image quality through the error diffusion and frame rate control with reduced power consumption.
- FIG. 7 illustrates an exemplary structure of a display device 30 in accordance with a third embodiment of the present invention.
- image data is partially transmitted to a controller/driver in a vector form, and the remainder is transmitted in the bitmap form.
- Such method is effective for reducing the amount of image data transmitted to the controller/driver with the necessary image quality achieved.
- the bitmap form is suitable for representing some images displayed on portable devices, and vector forms are suitable for representing other images.
- Photograph images which require many graylevels for achieving rich representations, such as fine gradation, are suitable for being represented in the bitmap form.
- Images mainly represented by contrast, such as video game images and map images, are not suitable for the bitmap form, because the use of the bitmap form unnecessarily increases the data size. Additionally, representing moving pictures by image data in the bitmap form undesirably necessitates increased data transfer. Therefore, in this embodiment, a vector form is used for transferring images which require reduced data transfer, such as video game images and map images.
- a display device 30 is composed of an LCD 51 , a CPU 52 , a controller/driver 53 , and a gate line driver 54 .
- the LCD panel 51 includes H data lines (source lines) 51 a , and V gate lines 51 b , which intersect each other.
- the data lines 51 a extend in the y-axis direction (vertical direction), while the gate lines 51 b extend in the x-axis direction (horizontal direction).
- Pixels are disposed at the intersections of the data lines 51 a and the gate lines 51 b ; in other words, the LCD 1 includes pixels arranged in H lines and V columns.
- CPU 52 develops image data representative of images to be displayed on the LCD panel 51 , and provides the developed image data for the controller/driver 53 .
- the image data transferred from the CPU 52 to the controller/driver 53 are developed in one of the two forms: one is the bitmap form, and another is a vector form.
- the CPU 52 In the case when the developed image is suitable for the vector data, the CPU 52 generates vector data 55 representing the image to output the controller/driver 53 .
- the vector data 55 is composed of vector graphic commands (which may be simply referred to as command hereinafter), each representative of a graphic primitive included in the image; an image frame is represented by one or more commands.
- the vector data 5 may be described in the SVGTM (Scalable Vector Graphic) form, or the MacromediaFlashTM form. The use of the vector form allows an image to be represented with reduced data compared to the bitmap form, and thereby effectively reduces data transfer from the CPU 52 to the controller/driver 53 .
- the CPU 52 develops bitmap data 56 associated with the image to output to the controller/drivers.
- the bitmap data 56 is k-bit bitmap data, which is adapted to 2 k grayscale images, while the aforementioned vector data 55 is image data adapted to 2 n grayscale images; it should be noted that n is smaller than k.
- the CPU 52 controls the controller/driver 53 through providing memory control signals 57 .
- the controller/driver 53 drives the data lines 51 a of the LCD 51 in response to the vector data 55 , the bitmap data 56 , and the memory control signals 57 , which are received from the CPU 52 .
- the controller/driver 53 is configured to be adapted to both of the vector data 55 , and the bitmap data 56 .
- the controller/driver 53 is placed into a vector data mode.
- the controller/driver 53 is placed into a bitmap data mode.
- the controller/driver 53 When being placed into the vector data mode, the controller/driver 53 converts the vector data 55 into bitmap data, and drives the LCD panel 51 using the bitmap data developed from the vector data 55 . When being placed into the bitmap data mode, on the other hand, the controller/driver 53 drives the LCD panel 51 in response to the bitmap data 56 . Additionally, the controller/driver 53 generates a control signal 58 for controlling the operation timing of the gate line driver 54 . As described later, the controller/driver 53 is designed to display quality-enhanced image on the LCD panel 51 by using dithering and frame rate control when receiving the bitmap data 56 .
- the gate line driver 54 drives the gate lines 51 b of the LCD panel 51 in response to the control signal 58 received from the controller/driver 53 .
- the controller/driver 53 is composed of an image processor 61 , a memory controller circuit 62 , a two-output dither circuit 63 , a selector 64 , a first display memory 65 , a second display memory 66 , a latch circuit 67 , a data driver circuit 68 , a grayscale voltage generator circuit 69 , and a timing controller 70 .
- the image processor 61 converts the vector data 65 into bitmap data, and develops the bitmap data onto the first display memory 65 .
- the image processor 61 uses the first display memory 65 as the work area for developing the bitmap data.
- the image processor 61 sequentially interprets the commands within the vector data 55 to develop intermediate work data 71 representative of the graphic primitives associated with the commands, and sequentially writes the developed intermediate work data 71 into the first display memory 65 .
- the intermediate work data 71 is described in the bitmap form.
- the memory controller circuit 62 is designed to transfer the bitmap data 66 received from the CPU 62 to the two-output dither circuit 63 , and to provide the two-output dither circuit 63 with the coordinate data 72 representative of x and y coordinates of each pixel. Additionally, the memory controller circuit 62 generates first and second memory control signals 74 and 75 to control the first and second display memories 65 and 66 in response to the control signal 57 received from the CPU 13 and a timing control signal 73 received from the timing controller circuit 70 .
- the first and second memory control signals 74 and 75 each include an address signal representative of the accessed address, a row address strobe signal (RAS), a column address strobe signal (CAS). The access timings and operation timings of the first and second display memories 65 and 66 are controlled by these control signals.
- the two-output dither circuit 63 offers r-bit color-reduction through dithering using the coordinate data 72 for the bitmap data 56 , and thereby develops first and second color-reduced image data 76 and 77 , where r is an integer smaller than k.
- the first and second color-reduced image data 76 and 77 are each n-bit bitmap data, representing a graylevel of each pixel by n bits, n being k minus r. In other words, the first and second color-reduced image data 76 and 77 are 2 n graylevel bitmap data.
- the two-output dither circuit 63 generates the first color-reduced image data 76 through dithering using a dither matrix A 1 , and also generates the second color-reduced image data 77 through dithering using another dither matrix A 2 .
- the dither matrixes A 1 and A 2 are (r, r) bayer matrixes different from each other.
- the selector 64 selects one of the intermediate work data 71 received from the image processor 61 and the first color-reduced image data 76 , and outputs the selected data to the first display memory 65 .
- the selector 64 selects the intermediate work data 71 to output the first display memory 65 .
- the selector 64 selects the first color-reduced image data 76 to output the first display memory 65 .
- the first display memory 65 stores therein the image data received from the selector 64 , that is, the selected one of the intermediate work data 71 , and the first color-reduced image data 76 .
- the first display memory 65 has a capacity of H ⁇ V ⁇ k/2 bits. This implies that the first display memory 65 has a capacity sufficient to store the image data necessary for 2 n grayscale display of one image frame.
- the first display memory 65 outputs the data stored therein to the second display memory 66 in response to the first memory control signal 74 received from the memory control circuit 62 .
- the first display memory 64 is designed to output H ⁇ n data bits in parallel.
- the second display memory 66 is responsive to the second memory control signal 75 received from the memory control circuit 62 for storing the image data received from the first display memory 65 , or storing the second color-reduced image data 77 received from the two-output dither circuit 63 .
- the second display memory 66 has a capacity of H ⁇ V ⁇ n bits.
- the second display memory 66 outputs the data stored therein to the latch circuit 67 in response to the second memory control signal 75 received from the memory controller circuit 62 .
- the second display memory 66 is designed to output H ⁇ n data bits in parallel.
- the second display memory 66 is design to transfer the data stored in the first display memory 65 to the latch circuit 17 without damaging the data stored in the second display memory 66 . This eliminates a need for providing dedicated interconnections for transferring the data from the first display memory 65 to the latch circuit 67 , and effectively reduces the chip size of the controller/driver 53 .
- the latch circuit 67 , the data line driver circuit 68 , and the grayscale voltage generator circuit 69 function as a drive circuitry for driving the LCD panel 51 in response to the data stored in the first and second display memories 65 and 66 .
- the functions of the latch circuit 67 , the data line driver circuit 68 , and the grayscale voltage generator circuit 69 are identical to the latch circuit 24 , the data line driver circuit 25 , and the grayscale voltage generator circuit 26 within the controller/driver 14 in the first embodiment.
- the latch circuit 67 latches the pixel data of H ⁇ n bits associated with the selected line from the second display memory 66 , in response to a latch signal 78 received from the timing control circuit 70 , and transfers the latched pixel data to the data line driver circuit 68 .
- the pixel data received from the second display memory 66 may be the pixel data transferred from the first display memory 65 through the second display memory 66 .
- the grayscale voltage generator circuit 69 provides the data line driver circuit 68 with 2 n voltages respectively associated with the 2 n graylevels representable on the LCD panel 51 .
- the data line driver circuit 68 selects one of the 2 n voltages for each pixel in response to the associated pixel data, and develops the selected voltage onto the associated data line 51 a within the LCD panel 51 .
- the timing control circuit 70 provides timing control for the memory controller circuit 62 , the first display memory 65 , the second display memory 66 , the latch circuit 67 within the controller/driver 53 , and for the gate line driver 54 . More specifically, the timing control circuit 70 provides a timing control signal 73 for the memory controller circuit 62 , and thereby controls write and read timings of the first and second display memories 65 and 66 . Additionally, the timing controller 70 generates the latch signal 78 to output the latch circuit 67 , and thereby controls data latch timing for the latch circuit 67 . Finally, the timing control circuit 70 provides a timing control signal 58 for the gate line driver 54 , and thereby controls the activation timing of the gate lines 51 b within the LCD panel 51 . The frame rate at which images are displayed on the LCD panel 51 is controllable by the timing control signal 73 , the latch signal 78 , and the timing control signal 58 .
- the two-output dither circuit 63 is composed of a matrix selector 63 a , first and second dither matrix buffers 63 b and 63 c , adders 63 d and 63 e .
- the two-output dither circuit 63 receives k-bit pixel data for each pixel, the data bits of the k-bit pixel data being inputted to the two-output dither circuit 63 in parallel. Additionally, the two-output dither circuit 63 receives the coordinate data 72 representative of x and y coordinates of each pixel.
- the matrix selector 63 a calculates a remainder p obtained by dividing the x coordinate of the pixel by two, and a remainder q obtained by dividing the y coordinate of the pixel by two.
- the remainders p and q are each the value selected out of “0” and “1”.
- the first and second dither matrix buffers 63 b and 63 c store therein the dither matrixes A 1 and A 2 , respectively.
- the (i, j) element of the dither matrix A 1 is referred to as a 1 ij
- the (i, j) element of the dither matrix A 2 is referred to as a 2 ij .
- the elements a 1 ij and a 2 ij are each two-bit data.
- the first dither matrix buffer 63 b Upon receiving the remainders p, and q, the first dither matrix buffer 63 b outputs the (p, q) element a 1 pq of the dither matrix A 1 .
- the second dither matrix buffer 63 c outputs the (p, q) element a 2 pq of the dither matrix A 2 upon receiving the remainders p, and q.
- the adder 63 d adds the output a 1 pq of the dither matrix buffer 63 b to the bitmap data 56 .
- the upper n bits of the output of the adder 63 d are retrieved as the first color-reduced image data 76 , and the first color-reduced image data 76 is stored in the first display memory 65 .
- the adder 63 e adds the output a 1 pq of the dither matrix buffer 63 b to the bitmap data 56 .
- the upper n bits of the output of the adder 63 e are retrieved as the second color-reduced image data 77 , and the second color-reduced image data 77 is stored in the second display memory 66 .
- the two-output dither circuit 63 thus constructed is adapted to develop the first color-reduced image data 76 through applying dithering to the bitmap data 56 with the first dither matrix A 1 , and to develop the second color-reduced image data 77 through applying dithering to the bitmap data 56 with the second dither matrix A 2 .
- FIG. 9 illustrates detailed circuit structures of the first and second display memories 65 , and 66 .
- the first display memory 65 is composed of word lines 81 , bit lines 82 , complementary bit lines 83 , memory cells 84 , a word line decoder 85 , and a bit line decoder 86 .
- the number of the word lines 81 is V, which is identical to the number of the gate lines 51 b .
- the number of the bit lines 82 and the complementary bit lines 83 is H ⁇ n, H being the number of the data lines 51 a .
- the number of the memory cells 84 is H ⁇ n.
- the word lines 81 are disposed to extend in the x-axis direction
- the bit lines 82 are disposed to extend in the y-axis direction.
- the complementary bit lines 83 are respectively associated with the bit lines 82 ; the voltage of each complementary bit line 83 is complementary to the associated bit line 82 .
- One bit line 82 and the associated bit line 83 are collectively referred to as a bit line pair.
- the memory cells 84 are arranged at the respective intersections of the word lines 81 and the bit lines 82 . Each memory cell 84 is connected to the associated word line 81 , bit line 82 , and complementary bit line 83 .
- the word line decoder 85 is used for selecting the word lines 81 in response to the first memory control signal 74 .
- the bit line decoder 86 is used for data access through the bit lines 82 and the complementary bit lines 83 ; the bit line decoder 86 develops voltages corresponding to the data received from the selector 64 on the associated bit lines 82 and complementary bit lines 83 .
- the data received from the selector 64 may be the intermediate work data 71 or the first color-reduced image data 76 .
- the data transfer from the first display memory 65 to the second display memory 66 is achieved through directly connecting the bit lines 82 and the complementary bit lines 83 with the second display memory 66 .
- the bit lines 82 and the complementary bit lines 83 may be connected with sense amplifiers, and the sense amplifiers may be used for data transfer from the first display memory 65 to the second display memory 66 .
- the structure of the second display memory 166 is almost identical to that of the first display memory 65 with exception that the second display memory 66 additionally includes sense amplifiers. More specifically, the second display memory 66 is composed of word lines 91 , bit lines 92 , complementary bit lines 93 , memory cells 94 , a word line decoder 95 , a bit line decoder 96 , and sense amplifiers 97 .
- the number of the word lines 91 is V
- the number of the bit lines 93 and the complementary bit lines 34 is H ⁇ n.
- the number of the memory cells 94 is H ⁇ V ⁇ n
- the number of the sense amplifiers 97 is H ⁇ n.
- the word lines 91 are disposed to extend in the x-axis direction, and the bit lines 92 are disposed to extend in the y-axis direction.
- the complementary bit lines 93 are respectively associated with the bit lines 92 ; the voltage of each complementary bit line 93 is complementary to the associated bit line 92 .
- One bit line 92 and the associated bit line 93 are collectively referred to as a bit line pair.
- the memory cells 94 are arranged at the respective intersections of the word lines 91 and the bit lines 92 . Each memory cell 94 is connected to the associated word line 91 , bit line 92 , and complementary bit line 93 .
- the word line decoder 95 is used for selecting the word lines 91 in response to the second memory control signal 75 .
- the bit line decoder 96 is used for data access through the bit lines 92 and the complementary bit lines 93 ; the bit line decoder 96 electrically connects the bit lines 82 and complementary bit lines 83 of the first display memory 65 with the associated bit lines 92 and complementary bit lines 93 of the second display memory 66 . Additionally, the bit line decoder 96 receives the second color-reduced image data 77 in response to the second memory control signal 75 , and develops voltages corresponding to the second color-reduced image data 77 on the associated bit lines 92 and complementary bit lines 93 .
- the sense amplifiers 97 are respectively associated with the bit line pairs. The sense amplifiers 97 compares the voltages developed on the associated bit lines 92 and complementary bit lines 93 to identify the data developed on the associated bit lines 92 . The sense amplifiers 97 are one-to-one associated with the bit line pairs.
- the memory architecture in which the number of the bit lines within the first display memory 65 is identical to that of the second display memory 66 is effective for facilitating the data transfer from the first display memory 65 to the second display memory 66 .
- Such memory architecture allows one-to-one connection between the bit lines 82 within the first display memory 65 , and the bit lines 92 within the second display memory 66 . The same goes for the complementary bit lines 83 and 93 . This effectively simplifies the circuits used for transferring the image data.
- the aforementioned memory architecture allows the memory controller circuit 62 to use the same address to identify the location of the data source and destination of the image data. This effectively simplifies address generation.
- the structures of the first and second display memories 65 and 66 allows the data transfer of the pixel data of the selected line from the first display memory 65 to the latch circuit 67 through the second display memory 66 without damaging the data stored in the second display memory 66 .
- the pixel data of the selected line from the first display memory 65 to the latch circuit 67 can be achieved by activating the selected word line of the first display memory 65 with all of the word lines 91 of the second display memory 66 deactivated, electrically connecting the bit lines 82 within the first display memory 65 with the bit lines 92 within the second display memory 66 through the bit line decoder 96 , and activating the sense amplifiers 97 within the second display memory 66 . Deactivating all of the word lines 91 within the second display memory 66 effectively prevents the data stored in the second display memory 66 from being destroyed.
- the controller/driver 53 has two operation modes: the vector data mode, and the bitmap data mode. The detailed operation of the controller/driver 53 will be given for the vector data mode, and the bitmap data mode, respectively.
- FIG. 10 illustrates an exemplary operation of the display device 30 in this embodiment when the controller/driver 53 is placed into the vector data mode.
- the CPU 52 informs the controller/driver 53 by the control signal 57 that the vector data 55 is provided for the controller/driver 53 , and thereby allows the controller/driver 53 to be placed into the vector data mode. Additionally, the CPU 52 generates the vector data 55 corresponding to the image to be displayed on the LCD panel 51 to output the controller/driver 53 .
- the controller/driver 53 drives the LCD panel 51 in response to the vector data 55 .
- the vector data 55 is firstly converted into bitmap data by the image processor circuit 61 , and the LCD panel 51 is driven in response to the bitmap data obtained from the vector data 55 .
- the LCD drive in response to the vector data 55 involves the following steps.
- Data-conversion of the vector data 55 is firstly implemented to develop the corresponding bitmap data onto the first display memory 65 .
- the image processor 61 sequentially interprets the commands described in the vector data 55 to identify the graphic primitives to be incorporated in the display image, and develops the intermediate work data 71 corresponding to the graphic primitives in the bitmap form.
- the developed intermediate work data 71 is stored into the first display memory 65 .
- the image processor 61 overwrites the associated portion of the first display memory 65 .
- bitmap data representing the image frame is developed onto the first display memory 65 .
- the bitmap data developed onto the first display memory 65 is n-bit bitmap data, representative of 2 n graylevels.
- the bitmap data developed onto the first display memory 65 is then transferred to the second display memory 66 .
- the LCD panel 51 is driven in response to the bitmap data stored in the second display memory 66 .
- the data conversion of the vector data 5 is implemented for the next frame image, while driving the LCD panel 61 in response to the bitmap data stored in the second display memory and 65 . This effectively improves display latency after the vector data 55 is inputted to the controller/driver 53 .
- the bitmap data developed onto the first display memory 65 is not directly used for driving the LCD panel 51 . This addresses avoiding an “incomplete” image being displayed on the LCD panel 51 . It is not until the complete set of the commands associated with the target image frame are processed by the image processor 61 that an “complete” bitmap data is developed onto the first display memory 65 ; however, the development of the “complete” bitmap data onto the first display memory 64 may fail to be synchronized with the update or refreshing timings of the images displayed on the LCD panel 51 . Therefore, directly using the bitmap data stored in the first display memory 65 , which is used as the work area, may cause an undesirable image to be displayed on the LCD panel 51 .
- the “complete” bitmap data is transferred from the first display memory 65 to the second display memory 66 .
- the bitmap data stored in the second display memory 66 is then exclusively used for updating or refreshing the images on the LCD panel 51 .
- FIG. 11 illustrates an exemplary operation of the display device 30 in this embodiment, when the controller/driver 53 is placed into the bitmap data mode.
- the CPU 52 informs the controller/driver 53 by the control signal 57 that the bitmap data 55 is provided for the controller/driver 53 , and thereby allows the controller/driver 53 to be placed into the bitmap data mode. Additionally, the CPU 52 generates the bitmap data 55 corresponding to the image to be displayed on the LCD panel 51 to output the controller/driver 53 .
- the memory controller circuit 62 within the controller/driver 53 Upon receiving the bitmap data 56 from the CPU 53 , the memory controller circuit 62 within the controller/driver 53 transfers the bitmap data 56 to the two-output dither circuit 63 , and additionally provides the coordinate data 72 for the two-output dither circuit 63 .
- the two-output dither circuit 63 applies dithering using the dither matrix A 1 to the bitmap data 56 to develop the first color-reduced image data 76 , and also applies dithering using the dither matrix A 2 to the bitmap data 56 to develop the second color-reduced image data 77 .
- the first color-reduced image data 76 is transferred to the first display memory 65 through the selector 64 , and stored into the first display memory 65 .
- the second color-reduced image data is transferred and stored into the second display memory 66 .
- the data line driver circuit 68 drives the data lines 51 a within the LCD panel 51 in response to the first and second color-reduced image data 76 and 77 to display the corresponding image on the LCD panel 51 .
- the quality of the image displayed on the LCD panel 51 is enhanced through dithering and frame rate control.
- the first color-reduced image data 76 which is generated through dithering using the dither matrix A 1 , is retrieved from the first display memory 65 , and the pixels within the LCD panel 51 are driven in response to the first color-reduced image data 76 .
- the first color-reduced image data 76 is transferred from the first display memory 65 to the data line driver 68 through the bit lines 92 within the second display memory 66 and the latch circuit 67 .
- the second color-reduced image data 77 which is generated through dithering using the dither matrix A 2 , is retrieved from the second display memory 66 , and the pixels within the LCD panel 51 are driven in response to the second color-reduced image data 77 .
- first and second color-reduced image data 76 and 77 which are generated with the different dither matrixes, effectively reduces the granular noise of images caused by the dithering, and thereby improves the image quality of the LCD panel 51 .
- the controller/driver 53 may be configured to partially update the image displayed on the LCD panel 51 as described in the following. Updating the image begins with providing the controller/driver 53 from the CPU 52 with differential image data associated with the portion of the image to be updated, and coordinate data representative of the coordinates of the pixels within the portion to be updated.
- the two-output dither circuit 63 applies dithering to the differential image data using the dither matrixes A 1 and A 2 , and thereby develops a pair of dithered differential image data.
- the portion of the first display memory 65 associated with the portion to be updated is then overwritten to the dithered differential image data generated by using the dither matrix A 1 , while the portion of the second display memory 66 associated with the portion to be updated is overwritten to the dithered differential image data generated by using the dither matrix A 2
- This procedure completes the partial update of the image displayed on the LCD panel 51 .
- the architecture for partially updating the image on the LCD panel 51 through transmitting only the image data to be updated effectively reduces the power consumption; this enhances the use of the display device 30 in this embodiment for portable devices.
- the pixels within the LCD panel 51 may be driven in response to the second color-reduced image data 77 at odd frames, and driven in response to the first color-reduced image data 76 at even frames.
- the controller/driver 53 in this embodiment which makes use of the memory resource provided for data conversion of the vector data 55 , achieves improvement of the image quality using the dithering and frame rate control with the reduced memory resource.
- the controller/driver 53 uses the first display memory 65 multipurposely, as both a work area for converting the vector data 55 into the corresponding bitmap data, and as a storage area storing the first color-reduced image data 76 for achieving frame rate control. This allows the controller/driver 53 to deal with the vector data 55 , and to display enhanced-quality images on the LCD panel 51 with the reduced memory resource.
- the controller/driver 53 in this embodiment effectively achieves the improvement of the image quality through the dithering and frame rate control with reduced power consumption.
- the controller/driver 53 does not require receiving image data from the CPU 52 at every frame for achieving the frame rate control.
- Such operation effectively reduces the data transmission from the CPU 52 to the controller/driver 53 while the controller/driver 53 implements the frame rate control.
- the reduction in the data transmission is effective for reducing the power consumption of the controller/driver 53 .
- the frame rate at which the LCD panel 51 is refreshed when the controller/driver 53 is placed into the bitmap data mode is higher than that when the controller/driver 53 is placed into the vector data mode. This effectively improves the image quality with reduced power consumption.
- FIG. 12 is a block diagram illustrating an exemplary structure of a display device 40 in accordance with a fourth embodiment of the present invention.
- the structure of the display device 40 in this embodiment is similar to that of the display device 30 in the third embodiment; the difference is that the display device 40 offers r-bit color-reduction for the bitmap data 56 through error diffusion in place of dithering.
- the display device 40 includes a two-output error diffusion circuit 79 in place of the two-output dither circuit 63 .
- the two-output error diffusion circuit 79 uses the coordinate data 72 for achieving error diffusion of the bitmap data 56 .
- the two-output error diffusion circuit 79 applies error diffusion to the bitmap data 56 using different initial errors to develop a pair of color-reduced image data: first and second color-reduced image data 76 and 77 .
- first color-reduced image data 76 is stored into the first display memory 65
- second color-reduced image data 77 is stored into the second display memory 66 .
- FIG. 13 illustrates an exemplary structure of the two-output error diffusion circuit 79 .
- the structure of the two-output error diffusion circuit 79 is almost identical to that of the error diffusion circuit 28 in the second embodiment in exception that the selector 43 is removed from the two-output error diffusion circuit 79 .
- the two-output error diffusion circuit 79 is composed of an initial error configuration circuit 101 , and first and second error diffusion sections 102 a and 102 b .
- the initial error configuration circuit 101 generates first and second initial errors x 1 INI and x 2 INI , in response to the y coordinates indicated by the coordinate data 72 .
- the first and second initial errors x 1 INI and x 2 INI are different from each other, and dependent on the y coordinate of the interested pixel.
- the first and second initial errors x 1 INI and x 2 INI are set to “0” and “3”, respectively, when the remainder obtained by dividing the coordinate y by 4 is zero, to “2” and “1” when the remainder is one, to “1” and “2”, when the remainder is two, and to “3” and “0”, respectively, when the remainder is three.
- the first error diffusion section 102 a applies error diffusion to the bitmap data 56 using the first initial error x 1 INI , received from the initial error configuration circuit 101 , to generate the first color-reduced image data 76 .
- the first error diffusion section 102 a is composed of an adder 103 , a delay circuit 104 , an error selector 105 , and another adder 106 .
- the adder 103 adds a 2-bit error x received from the error selector 105 to the lower two bits of the bitmap data 56 , and thereby develops a sum data x SUM , and a carry C.
- the sum data x SUM is a 2-bit data representing the sum of the lower two bits of the input image data 47 and the error x.
- the delay circuit 104 delays the sum data x SUM by the delay time associated with one pixel processing.
- the error selector 105 selects the first initial error x 1 INI as the error x to output the adder 103 , when the x coordinate of the interested pixel is “1” (that is, when the interested pixel is the leftmost pixel), while selecting the output of the delay circuit 104 as the error x to output the adder 103 .
- the adder 106 adds the carry c, received from the adder 103 , to the upper n bits of the bitmap data 56 .
- the output of the adder 106 is the first color-reduced image data 76 , obtained by the error diffusion using the first initial error x 1 INI .
- the second error diffusion section 102 b applies error diffusion to the bitmap data 56 using the second initial error x 2 INI , received from the initial error configuration circuit 101 .
- the structure of the second error diffusion section 102 b is almost identical to that of the first error diffusion section 102 a in the exception that the error selector 105 receives the second initial error x 2 INI in place of the first initial error x 1 INI .
- the operation of the display device 40 in this embodiment is almost identical to that of the display device 30 in the display device 30 in exception that the display device 40 generates the first and second color-reduced image data 76 and 77 through error diffusion in place of dithering.
- the controller/driver 53 When the controller/driver 53 is placed into the vector data mode, the controller/driver 53 is responsive to the vector data 55 for driving the LCD panel 51 .
- the image processor 61 converts the vector data 55 received from the CPU 52 into the corresponding bitmap data using the first display memory 65 as a work area to develop the corresponding bitmap data onto the first display memory 65 .
- the developed bitmap data is transferred from the first display memory 65 to the second display memory 66 , and stored into the second display memory 66 .
- the data line driver circuit 68 receives the bitmap data from the second display memory 66 , and drives the LCD panel 51 in response to the received bitmap data.
- the controller/driver 53 When the controller/driver 53 is placed into the bitmap data mode, on the other hand, the controller/driver 53 is responsive to the bitmap data 56 for driving the LCD panel 51 .
- the controller/driver 53 enhances the image quality of the LCD panel 51 by using error diffusion and frame rate control.
- the memory controller circuit 62 within the controller/driver 53 transfers the bitmap data 56 to the two-output error diffusion circuit 79 .
- the two-output error diffusion circuit 79 applies error diffusion to the bitmap data 56 using the first initial error x 1 INI to develop the first color-reduced image data 76 , and also applies error diffusion to the bitmap data 56 using the first initial error x 2 INI to develop the second color-reduced image data 77 .
- the first color-reduced image data 76 is stored into the first display memory 65
- the second color-reduced image data 77 is stored into the second display memory 66 .
- the data line driver circuit 68 receives the first color-reduced image data 76 from the first display memory 65 through the second display memory 66 , and drives the LCD panel 51 in response to the first color-reduced image data 76 .
- the data line driver circuit 68 receives the second color-reduced image data 77 from the second display memory 66 , and drives the LCD panel 51 in response to the second color-reduced image data 77 .
- the color-reduced image data generated through error diffusion with different initial errors effectively reduces moiré potentially caused by error diffusion, and thereby achieves improvement of the image quality within the enhanced image quality region.
- controller/driver 53 in this embodiment which makes use of the memory resource provided for dealing with the vector data 55 , achieves improvement of the image quality using the error diffusion and the frame rate control with the reduced memory resource. Additionally, the controller/driver 53 in this embodiment effectively achieves the improvement of the image quality through the error diffusion and frame rate control with reduced power consumption.
Abstract
Description
- 1. Field of the Invention
- The present invention is generally related to controller/drivers and display device including the same, more particularly, to controller/drivers adapted to color reduction.
- 2. Description of the Related Art
- Controller/drivers are used for driving display panels, including liquid crystal display panes. Controller/drivers may be mechanically separated from the display panel, or integrated on the display panel typically using a chip-on-glass (COG) technique.
- Controller/drivers are desired to display high quality images on the display panels. Such requirement may be satisfied by using a display panel adapted to an increased number of colors, and a controller/driver adapted to pixel data composed of increased data bits for each pixel.
- However, this approach is not suitable for controller/drivers and display panels disposed within portable devices, including cell phones and PDAs (personal data assistant), because various technical limits are imposed on such controller/drivers and display panels. One requirement imposed on controller/drivers and display panels for portable devices is reduction in power consumption, and another is reduction in mounting space. In order to reduce power consumption, display panels for portable devices, especially LCDs, are not allowed to display an increased number of colors. Additionally, it is undesirable for controller/drivers within portable devices to include a display memory having an increased capacity for storing increased pixel data, from the viewpoint of power consumption and mounting space. Therefore, controller/drivers within portable devices require special techniques for achieving high quality images.
- Japanese Open Laid Patent Application No. P2002-287709 discloses a controller driver suitable for portable devices, which achieves displaying high quality images. The disclosed controller/driver is composed of a circuit for color reduction based on dithering or error diffusion. Such architecture allows the controller/driver to display high quality images using a display memory with a reduced capacity.
- Recently, however, user's requirements include further improvement in image quality, and therefore conventional color reduction based on dithering and error diffusion does not satisfy such user's requirements. Users of portable devices now desire to display photograph images on the display, and this necessitates considerably high image quality. Nevertheless, color reduction based on conventional dithering suffers from granular noise, while color reduction based on conventional error diffusion suffers from unpleasant moiré patterns. Therefore, there is a need for providing a controller driver which achieves sophisticated color reduction for improving image quality.
- Additionally, controller/drivers are desired to be multifunctional. When a portable device is installed with multiple LCDs, the LCDs are desirably driven by using a single controller/driver. Driving multiple LCDs with a single controller/driver effectively simplifies the routing of the wirings within the portable device.
- In another aspect, controller/drivers are desirably adapted to various image formats other than the bitmap format. One drawback of the bitmap format is large data size, and this drawback is serious for controller/drivers for portable devices. Receiving image data with increased data size undesirably increases power consumption of controller/drivers, because controller/drivers require power for receiving data bits. One approach for solving this drawback is transferring images with an image form other than the bitmap form, which allows reduction in the image data size. For example, transferring images with the vector form or the JPEG form is a promising technique for reducing power consumption of controller/drivers. It should be noted that, to the inventors' knowledge, no prior art discloses a display device which transfers images to a controller/driver using an image format other than the bitmap form.
- These requirements are desirably satisfied along with the reduction in the power consumption and mounting space, including the reduction in the capacity of the display memory incorporated within the controller/driver. Therefore, there is a need for providing a multifunctional controller/driver which achieves high quality images along with the reduction in the display memory capacity.
- Accordingly, an object of the present invention is to provide a multifunctional controller/driver which achieves high quality images along with the reduction in the display memory capacity.
- In order to achieve this object, the present invention generally addresses a controller/driver including first and second multipurpose memory sections. The first and second memory sections are used for different image data depending on an operation mode into which the controller/driver is placed.
- Specifically, in an aspect of the present invention, a controller/driver for driving main and sub display panels is composed of first and second memory sections a color reduction circuit, and a data line driver circuit. When the controller/driver is placed in a first mode, the color reduction circuit offers color-reduction under a first condition for externally received input image data to develop first color-reduce image data, and offers color-reduction under a second condition different from the first condition for the input image data to develop second color-reduced image data, and the first and second memory sections store therein the first and second color-reduced image data, respectively. Additionally, when the controller/driver is placed in a first mode, the data line driver circuit drives one of the main and sub display panels in response to one of the first and second color-reduced image data at a first frame, and drives the one of the main and sub display panels in response to another of the first and second color-reduced image data at a second frame following the first frame. When the controller/driver is placed in a second mode, on the other hand, the first memory section stores therein main image data associated with a main image to be displayed on the main display panel, and the second memory section stores therein sub image data associated with a sub image to be displayed on the sub display panel. Additionally, when the controller/driver is placed in the second mode, the data line driver circuit drives the main display panel in response to the main image data stored in the first memory section, and drives the sub display panel in response to the sub image data stored in second first memory section.
- In the controller/driver thus constructed, the second memory section is adapted to store the image data used for driving the sub display panel, and also to store the second color-reduced image data used for achieving image quality enhancement through frame rate control. This architecture effectively achieves high quality image on the main display panel with the reduced memory resource.
- In another aspect of the present invention, a controller/driver for driving a display panel is composed of first and second memory sections, a color-reduction circuit, an image processor, and a data line driver circuit. When the controller/driver is placed into a first mode, the color-reduction circuit offers color-reduction under a first condition for input image data in a bitmap form to develop first color-reduced image data, and offers color-reduction under a second condition different from the first condition for the input image data to develop second color-reduced image data, and the first and second memory sections store therein the first and second color-reduced image data, respectively. Additionally, when the controller/driver is placed into the first mode, the data line driver circuit drives the display panel in response to one of the first and second color-reduced image data at a first frame, and drives the display panel in response to another of the first and second color-reduced image data at a second frame following the first frame. When the controller/driver is placed into a second mode, on the other hand, the image processor converts another input image data in a form different from the bitmap form into corresponding bitmap data using the first memory section as a work area, and develops the corresponding bitmap data onto the first memory section, and the second memory section receives the bitmap data from the first memory section to store therein. Additionally, when the controller/driver is placed into the second mode, the data line driver circuit drives the display panel in response to the bitmap data stored in the second memory section.
- In the controller/driver thus-constructed, the first memory section is used as a storage area for storing first color-reduced image data used for achieving image quality enhancement through frame rate control, and also used as a work area used for converting another input image data in a form other than the bitmap form into the corresponding bitmap data. This architecture effectively achieves high quality image on the main display panel with the reduced memory resource.
- In still another aspect of the present invention, a display device is composed of a processor, a display panel, and a controller/driver driving the display panel in response to input image data received from the processor, the input image data is represented in a bitmap form. The controller/driver includes a color-reduction circuit generating first color-reduced image data through applying color reduction to the input image data under a first condition, and generating second color-reduced image data through applying color reduction to the input image data under a second condition different from the first condition, a first memory section storing the first color-reduced image data, a second memory section storing the second color-reduced image data, and a data line driver circuit driving the display panel in response to one of the first and second color-reduced image data at a first frame, and driving the display panel in response to another of the first and second color-reduced image data at a second frame following the first frame.
- The above and other objects, advantages and features of the present invention will be more apparent from the following description taken in conjunction with the accompanying drawings, in which
-
FIG. 1 is a block diagram illustrating an exemplary structure of a display device including a controller/driver in accordance with a first embodiment of the present invention; -
FIG. 2 is a block diagram illustrating an exemplary structure of a dither circuit within the controller/driver in the first embodiment; -
FIG. 3 is a schematic illustrating an exemplary operation of the display device in the first embodiment, when the controller/driver is placed into a normal mode; -
FIG. 4 is a schematic illustrating an exemplary operation of the display device in the first embodiment, when the controller/driver is placed into an image quality enhance mode; -
FIG. 5 is block diagram illustrating an exemplary structure of a display device including a controller/driver in accordance with a second embodiment of the present invention; -
FIG. 6 is a block diagram illustrating an error diffusion circuit within the controller/driver in the second embodiment; -
FIG. 7 is a block diagram illustrating an exemplary structure of a display device in accordance with a third embodiment of the present invention; -
FIG. 8 is a block diagram illustrating an exemplary structure of a two-output dither circuit within the controller/driver in the third embodiment; -
FIG. 9 is a block diagram illustrating exemplary structures of first and second display memories within the controller/driver in the third embodiment; -
FIG. 10 is a schematic illustrating an exemplary operation in the third embodiment, when the controller/driver is placed into a vector data mode; -
FIG. 11 is a schematic illustrating an exemplary operation in the third embodiment, when the controller/driver is place into a bitmap data mode; -
FIG. 12 is a block diagram illustrating an exemplary structure of a display device in a fourth embodiment; and -
FIG. 13 is a block diagram illustrating an exemplary structure of an error diffusion circuit within the controller/driver in the fourth embodiment. - The invention will be now described herein with reference to illustrative embodiments. Those skilled in the art would recognize that many alternative embodiments can be accomplished using the teachings of the present invention and that the invention is not limited to the embodiments illustrated for explanatory purposes.
- 1. Display Device Structure
-
FIG. 1 is a block diagram illustrating an exemplary structure of adisplay device 10 in a first embodiment. Thedisplay device 10 is composed of amain LCD panel 11, asub LCD panel 12, a CPU (central processing unit) 13, a controller/driver 14, and a pair ofgate line drivers - The
main LCD panel 11 is composed of H1 data lines 11 a disposed to extend in the y-axis direction (the vertical direction), and V1 gate lines 11 b disposed to extend in the x-axis direction (the horizontal direction); it should be noted that H1 designates the number of the data lines 11 a, and V1 designates the number of the gate lines 11 b. Pixels are disposed at the respective intersections of the data lines 11 a and the gate lines 11 b. In other words, themain LCD panel 11 includes pixels arranged in V1 rows and H1 columns. - Correspondingly, the
sub LCD panel 12 is composed of H2 data lines 12 a disposed to extend in the y-axis direction, and V2 gate lines 12 b disposed to extend in the x-axis direction. Thesub LCD panel 12 includes pixels arranged in V2 rows and H2 columns at the respective intersections of the data lines 12 a and the gate lines 12 b. The H2 data lines 12 a of thesub LCD panel 12 are respectively connected to H2 data lines selected out of the H1,data lines 11 a of themain LCD panel 11. As described later, the controller/driver 14 is designed to drive the data lines 12 a of thesub LCD panel 12 through the data lines 11 a of themain LCD panel 11. - The
CPU 13 provides the controller/driver 14 withinput image data 17 representing images to be displayed on the main andsub LCD panels input image data 17 is k-bit grayscale bitmap data (that is, 2k grayscale bitmap data), which represents the graylevel of each pixel by using k data bits. TheCPU 13 is also develops acontrol signal 18 to control the controller/driver 14. - The controller/
driver 14 drives the data lines 11 a and 12 a of the main andsub LCD panels input image data 17, under the control of theCPU 13. Additionally, the controller/driver 14 develops timing control signals 19 a and 19 b for controlling the operation timings of thegate line drivers - The controller/
driver 14 has two operation modes: a normal mode, and an image quality enhance mode. When being placed in the normal mode, the controller/driver 14 drives selected one or both of the main andsub LCD panels driver 14 selectively enhances the image quality of a selected portion of themain LCD panel 11; the controller/driver 14 drives the remaining portion of themain LCD panel 11 with the normal image quality. Within themain LCD panel 11, the selected portion driven with the enhanced image quality may be referred to as an enhanced image quality region, and the remaining portion may be referred to as a normal image quality region. When the controller/driver 14 is placed in the image quality enhance mode, thesub LCD panel 12 is deactivated, and no image is displayed on thesub LCD panel 12. The operation mode of the controller/driver 14 is controlled using thecontrol signal 18. - The
gate line drivers sub LCD panels gate line driver 15 is responsive to thetiming control signal 19 a received from the controller/driver 14 for scanning the gate lines 11 b of themain LCD panel 11. Correspondingly, thegate line driver 16 is responsive to thetiming control signal 19 b for scanning the gate lines 12 b of thesub LCD panel 12. - 2. Controller/Driver Structure
- The controller/
driver 14 is composed of amemory controller circuit 21, adither circuit 22, adisplay memory 23, alatch circuit 24, a dataline driver circuit 25, a grayscalevoltage generator circuit 26, and atiming control circuit 27. - The
memory controller circuit 21 is designed to transfer theinput image data 17 received from theCPU 13 to thedither circuit 22, and to control thedither circuit 22 and thedisplay memory 23. More specifically, thememory controller circuit 21 has functions as follows: -
- (1) a function of sequentially transferring pixel data within the
input image data 17 to thedither circuit 22; - (2) a function of providing coordinate
data 31 representative of the x and y coordinates of the pixel associated with the transferred pixel data; - (3) a function of providing a
matrix switch signal 32 instructing a dither matrix to be used by thedither circuit 22; and - (4) a function of developing a display
memory control signal 33 in response to thecontrol signal 18 received from theCPU 13, and atiming control signal 34 received from thetiming control circuit 27.
- (1) a function of sequentially transferring pixel data within the
- The display
memory control signal 33 may include an address signal representative of the access location of thedisplay memory 23, a row address strobe (RAS) signal, and a column address strobe (CAS) signal, and so forth. The access and operation timings of thedisplay memory 23 are controlled by these control signals. - The
dither circuit 22 offers r-bit color reduction through dithering for theinput image data 17 to develop a color-reducedimage data 35, r being an integer less than k. The color-reduceimage data 35 is n-bit bitmap data (that is, 2n grayscale bitmap data), where n is k minus r. In other words, the color-reducedimage data 35 represents the graylevel of each pixel by using n data bits. Thedither circuit 22 achieves dithering using a specific (r, r) dither matrix, and the coordinatedata 31, which is representative of x and y coordinates of each pixel. Thedither circuit 22 selects one of two dither matrixes A1, and A2 in response to thematrix switch signal 32, and achieves dithering of theinput image data 17 using the selected dither matrix. When thematrix switch signal 32 is set to logic “0”, thedither circuit 22 selects the dither matrix A1 for achieving dithering. When thematrix switch signal 32 is set to logic “1”, on the other hand, thedither circuit 22 selects the dither matrix A2. - The
display memory 23 stores therein the color-reducedimage data 35 received from thedither circuit 22. Amain region 23 a and asub region 23 b are defined within thedisplay memory 23. Themain region 23 a has a capacity of H1×V1×n bits, while thesub region 23 b has a capacity of H1×V2×n bits; H1 is the number of the pixel columns of themain LCD panel 11, V1 is the number of the pixel rows of themain LCD panel 11, and V2 is the number of the pixel rows of thesub LCD panel 12. This implies that themain region 23 a has a capacity sufficient to store the pixel data of all the pixels within themain LCD panel 11, and thesub region 23 b has a capacity sufficient to store the pixel data of all the pixels within thesub LCD panel 12. Thedisplay memory 23 is configured to include H1×n bit lines, and to output H1×n data bits at the same time through the bit lines, the H1×n data bits being the pixel data associated with selected one pixel row, including H1 pixels, of themain LCD panel 11. - As described later, the
sub region 23 b within thedisplay memory 23 is used for two purposes: one purpose is to store image data associated with the image to be displayed on thesub LCD panel 12, and another is to store image data used for the enhancement of the image quality of themain LCD panel 11 using a frame rate control technique. This allows the controller/driver 14 to achieve both of the enhancement of the image quality and the concurrent drive of multiple LCD panels with the reduced display memory size. - The
latch circuit 24, the dataline driver circuit 25, and the grayscalevoltage generator circuit 26 are used as a drive section for driving themain LCD panel 11, and/or thesub LCD panel 12, in response to the color-reducedimage data 35. Thelatch circuit 24 latches the pixel data of H1×n bits received from thedisplay memory 23 in response to a latch signal received from thetiming control circuit 27, and transfers the latched pixel data to the dataline driver circuit 25. The grayscalevoltage generator circuit 26 provides the dataline driver circuit 25 with 2n voltages respectively associated with the 2n graylevels representable on the main andsub LCD panels line driver circuit 25 selects one of the 2n voltages for each pixel in response to the associated pixel data, and develops the selected voltage onto the associateddata line 11 a within themain LCD panel 11, or onto the associateddata line 12 a within thesub LCD panel 12 through the associateddata line 11 a for each pixel. - The
timing control circuit 27 provides timing control for thememory controller circuit 21, thedisplay memory 23, thelatch circuit 24 within the controller/driver 14, and for thegate line drivers timing control circuit 27 provides atiming control signal 34 for thememory controller circuit 12, and thereby controls write and read timings of thedisplay memory 23. Additionally, thetiming controller 27 generates thelatch signal 36 to output thelatch circuit 24, and thereby controls data latch timing for thelatch circuit 24. Finally, thetiming control circuit 27 provides a control signals 19 a and 19 b for thegate line driver main LCD panel 11, and the gate lines 12 b within thesub LCD panel 12. The frame rate at which images are displayed on themain LCD panel 11 is controllable by thetiming control signal 34, thelatch signal 36, and the control signals 19 a and 19 b. - 3. Structure of Dither Circuit
-
FIG. 2 is a block diagram illustrating an exemplary structure of thedither circuit 22 configured to achieve 2-bit color-reduction, assuming that r (=k−n) is two. Thedither circuit 22 is composed of amatrix selector 22 a, anXOR gate 22 b, and adither matrix buffer 22 c, and anadder 22 d. Thedither circuit 22 receives k-bit pixel data for each pixel, the data bits of the k-bit pixel data being inputted to thedither circuit 22 in parallel. Additionally, thedither circuit 22 receives x and y coordinates of each pixel. Thematrix selector 22 a calculates a remainder p obtained by dividing the x coordinate of the pixel by two, and a remainder q obtained by dividing the y coordinate of the pixel by two. The remainders p and q are each the value selected out of “0” and “1”. TheXOR gate 22 b generates a logical value q′ which is an XOR of the remainder q and the logical value of thematrix switch signal 32. Thedither matrix buffer 22 c contains therein a 2×2 bayer matrix A; the (i, j) element of the bayer matrix A is referred to as aij, which is each 2-bit data. Upon receiving the remainder p and the logical value q′, thedither matrix buffer 22 c outputs the element apq′, which is the (p, q) element of the bayer matrix A. Theadder 22 d adds the output of thedither matrix buffer 22 c to theinput image data 17. The upper n data bits of the output of theadder 22 d are retrieved as the color-reducedimage data 35. - This architecture allows the
dither circuit 22 to offer dithering for theinput image data 17 using selected one of the dither matrixes A1, A2, which are represented by the following equations:
4. Display Device Operation - As described above, the controller/
driver 14 has two operation modes: the normal mode and the image quality enhance mode. When being placed into the normal mode, the controller/driver 14 drives thesub LCD panel 12 as well as themain LCD panel 11. When being placed into the image quality enhance mode, on the other hand, the controller/driver 14 drives selected portion of themain LCD panel 11 with high quality, with thesub LCD panel 12 deactivated. The operations of the controller/driver 14 are described below in detail for the normal mode and the image quality enhance mode. - (4-1) Normal Mode Operation
-
FIG. 3 illustrates the operation of thedisplay device 10 when the controller/driver 14 is placed into the normal mode. TheCPU 13 indicates the controller/driver 14 to activate thesub LCD panel 12 using thecontrol signal 18. In response to thecontrol signal 18, the controller/driver 14 is placed into the normal mode. - Additionally, the
CPU 13 generates theinput image data 17 so that theinput image data 17 includesmain image data 17 a representative of an image to be displayed on themain LCD panel 11, andsub image data 17 b representative of an image to be displayed on thesub LCD panel 12. TheCPU 13 then provides theinput image data 17 for the controller/driver 14. - In response to the controller/
driver 14 being placed into the normal mode, thememory controller circuit 21 sets thematrix switch signal 32 tological value 0, and thereby indicates thedither circuit 22 to select the dither matrix A1. Additionally, thememory controller circuit 21 transfers thecoordination data 31, and theinput image data 17 that includes the main andsub image data memory controller circuit 21. - The
dither circuit 22 applies dithering to each of the main andsub image data main image data 35 a and color-reducedsub image data 35 b. The color-reducedmain image data 35 a is obtained through dithering of themain image data 17 a while the color-reducedsub image data 35 b is obtained through dithering of thesub image data 17 b. Thedither circuit 22 develops the color-reducedimage data 35 to include the color-reduced main andsub image data image data 35 for thedisplay memory 23. - The
display memory 23 stores the color-reducedmain image data 35 a into themain region 23 a, and also stores the color-reducedsub image data 35 b into thesub region 23 b. In other words, when the controller/driver 14 is placed into the normal mode, themain region 23 a is configured to store image data used for driving themain LCD panel 11, while thesub region 23 b is configured to store image data used for driving thesub LCD panel 12. - The data
line driver circuit 25 drives the data lines 11 a within themain LCD panel 11 in response to the color-reducedmain image data 35 a, and also drives the data lines 12 a of thesub LCD panel 12 in response to the color-reducedsub image data 35 b. As described above, the data lines 12 a within thesub LCD panel 12 are driven through the data lines 11 a within themain LCD panel 11. In synchronization with the drive of the data lines 11 a and 12 a, thegate line drivers sub LCD panels sub image data sub LCD panels - 4-2) Image Quality Enhance Mode Operation
-
FIG. 4 illustrates the operation of thedisplay device 10 when the controller/driver 14 is placed into the image quality enhance mode. TheCPU 13 indicates the controller/driver 14 to display a high quality image on the selected portion of themain LCD panel 11 using thecontrol signal 18. The controller/drive 14 is placed into the image quality enhance mode in response to thecontrol signal 18. - Additionally, the
CPU 13 generates theinput image data 17 so that theinput image data 17 includes normalquality image data 17 c and enhancedquality image data 17 d, the normalquality image data 17 c being representative of an image to be displayed on the normal image quality region of themain LCD panel 11, and the enhancedquality image data 17 d being representative of an image to be displayed on the enhanced image quality region of themain LCD panel 11. TheCPU 13 then provides the controller/driver 14 with theinput image data 17, including the normal-quality image data 17 c and the enhanced-quality image data 17 d. It should be noted that theCPU 13 does not provide the controller/driver 14 with image data for thesub LCD panel 12. Thememory controller circuit 21 sequentially transfers the normalquality image data 17 c and the enhancedquality image data 17 d, received from theCPU 13, to thedither circuit 22. - The
dither circuit 22 applies dithering to the normal-quality image data 17 c and the enhancedquality image data 17 d. More specifically, thedither circuit 22 applies dithering to the normal-quality image data 17 c with the dither matrix A1 to thereby develop color-reduced normal-quality image data 35 c. Additionally, thedither circuit 22 applies dithering to the enhanced-quality image data 17 d with the dither matrix A1 to thereby develop first color-reduced enhanced-quality image data 35 d, and also applies dithering to the enhanced-quality image data 17 d with the dither matrix A2 to thereby develop second color-reduced enhanced-quality image data 35 e. Thedither circuit 22 develops the color-reducedimage data 35 to include the color-reduced normal-quality image data 35 c, and the first and second color-reduced enhanced-quality image data display memory 23. - More specifically, the
dither circuit 22 develops the color-reduced normal-quality image data 35 c, and the first and second color-reduced enhanced-quality image data quality image data 17 c for thedither circuit 22, thememory controller circuit 21 sets thematrix switch signal 32 tological value 0, and thereby indicates thedither circuit 22 to select the dither matrix A1 for dithering. Thedither circuit 22 applies dithering to the normalquality image data 17 a using the dither matrix A1 to develop the color-reduced normal-quality image data 35 c. The color-reduced normal-quality image data 35 c is stored in themain region 23 a of thedisplay memory 23. - When providing the enhanced
quality image data 17 d for thedither circuit 22, on the other hand, thememory controller circuit 21 switches thematrix switch signal 32 at the frequency twice as high as the frequency at which data bits of the enhancedquality image data 17 d are inputted to thedither circuit 22. More specifically, thememory controller circuit 21 provides pixel data associated with a target pixel for thedither circuit 22 with thematrix switch signal 32 set tological value 0. In response to thematrix switch signal 32 being set tological value 0, thedither circuit 22 applies dithering to the target pixel using the dither matrix A1. The resultant pixel data obtained through the dithering is stored in themain region 23 a of thedisplay memory 23. Thememory controller circuit 21 then switches thematrix switch signal 32 tological value 1. In response to thematrix switch signal 32 being set tological value 1, thedither circuit 22 applies dithering to the target pixel using the dither matrix A2. The resultant pixel data obtained through the dithering is stored in thesub region 23 a of thedisplay memory 23. The same goes for the other pixels. This procedure allows thedither circuit 22 to develop the first color-reduced enhanced-quality image data 35 d through applying dithering to the enhancedquality image data 17 d with the dither matrix A1, and to develop the second color-reduced enhanced-quality image data 35 e through applying dithering to the enhancedquality image data 17 d with the dither matrix A2. - The
display memory 23 stores the color-reduced normal-quality image data 35 c and the first color-reduced enhanced-quality image data 35 d into themain region 23 a, and also stores the second color-reduced enhanced-quality image data 35 e into thesub region 23 b. - The data
line driver circuit 25 drives the data lines 11 a within themain LCD panel 11 in response to the color-reduced normal-quality image data 35 c, and the first and second color-reduced enhanced-quality image data gate line driver 15 in synchronization with the drive of the data lines 11 a at appropriate timings. This achieves driving the pixels within the normal image quality region of themain LCD panel 11 in response to the color-reduced normal-quality image data 35 c, and also achieves driving the pixels within the enhanced image quality region in response to the first and second color-reduced enhanced-quality image data - This procedure allows the controller/
driver 14 to display the image on the normal image quality region of themain LCD panel 11 with the normal quality. The color-reduced normal-quality image data 35 c, which is generated through dithering with the dither matrix A1, is retrieved from thedisplay memory 23 at every frame, and the pixels within the normal image quality region are driven in response to the retrieved color-reduced normal-quality image data 35 c. This achieves displaying the image associated with the normalquality image data 17 c on the normal image quality region of themain LCD panel 11. - On the other hand, the image quality is enhanced through dithering and frame rate control within the enhanced image quality region of the
main LCD panel 11. At a first frame, the first color-reduced enhanced-quality image data 35 d, which is generated through dithering using the dither matrix A1, is retrieved from thedisplay memory 23, and the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 35 d. At a second frame following the first frame, the second color-reduced enhanced-quality image data 35 e, which is generated through dithering using the dither matrix A2, is retrieved from thedisplay memory 23, and the pixels within the enhanced image quality region are driven in response to the second color-reduced enhanced-quality image data 35 e. The same goes for the following frames; at odd frames, the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 35 d, while being driven in response to the first color-reduced enhanced-quality image data 35 e at even frames. Alternately using the first and second color-reduced enhanced-quality image data - The controller/
driver 14 may be configured to partially update the image displayed on the enhanced image quality region of themain LCD panel 11 as described in the following. Updating the image begins with providing the controller/driver 14 from theCPU 13 with differential image data associated with the portion of the image to be updated, and coordinate data representative of the coordinates of the pixels within the portion to be updated. Thedither circuit 22 applies dithering to the differential image data using the dither matrixes A1 and A2, and thereby develops a pair of dithered differential image data. The portion of themain regions 23 a of thedisplay memory 23 associated with the portion to be updated is then overwritten to the dithered differential image data generated by using the dither matrix A1, while the portion of themain regions 23 a of thedisplay memory 23 associated with the portion to be updated is overwritten to the dithered differential image data generated by using the dither matrix A2. This procedure completes the partial update of the image displayed on the enhanced image quality region of themain LCD panel 11. The architecture for partially updating the image on themain LCD panel 11 through transmitting only the image data to be updated effectively reduces the power consumption; this enhances the use of thedisplay device 10 in this embodiment for portable devices. - In summary, the controller/
driver 14 in this embodiment, which makes use of the memory resource provided for driving multiple LCD panels, achieves improvement of the image quality using the dithering and the frame rate control with the reduced memory capacity. The controller/driver 14 uses thesub region 23 b of thedisplay memory 23 multipurposely, for both storing the color-reducedsub image data 35 b used for driving thesub LCD panel 12, and storing the second color-reduced enhanced-quality image data 35 e used for displaying quality-enhanced images on themain LCD panel 11 through the dithering and frame rate control. This allows the controller/driver 14 to display enhanced-quality images on themain LCD panel 11, and to drive the multiple display panels with the reduced memory resource. - Additionally, the controller/
driver 14 in this embodiment effectively achieves the improvement of the image quality through the dithering and frame rate control with reduced power consumption. Once generating and storing the first and second color-reduced enhance-quality image data display memory 23, the controller/driver 14 does not require receiving image data from theCPU 13 at every frame for achieving the frame rate control. Such operation effectively reduces the data transmission from theCPU 13 to the controller/driver 14 while the controller/driver 14 implements the frame rate control. The reduction in the data transmission is effective for reducing the power consumption of the controller/driver 14. This is important especially when thedisplay device 10 in this embodiment is installed within portable devices. - In this embodiment, the frame rate at which the
main LCD panel 11 is refreshed when the controller/driver 14 is placed into the image quality enhance mode is higher than that when the controller/driver 14 is placed into the normal mode. Increasing the frame rate allows the images generated by using different dither matrixes to be switched at a high frequency, and to thereby make the structured noise hard to be perceived. This effectively improves the image quality; however, the increase in the frame rate undesirably increases the power consumption. In order to achieve improved image quality with reduced power consumption, the frame rate is preferably controlled so that the frame rate is increased when the enhanced image quality is required, that is, when the controller/driver 14 is placed into the image quality enhance mode, while the frame rate is decreased when the controller/driver 14 is placed into the normal mode. - The dither matrixes A1 and A2, which are used for generating the color-reduced
image data 35, are configured so that the following equation is satisfied for arbitrary i, and j, which are natural numbers equal to or smaller than r:
a 1 ij +a 2 ij=const.,
where a1 ij is the (i, j) element of the dither matrix A1, and a2 ij is the (i, j) element of the dither matrix A2 a1 ij is the (i, j) element of the dither matrix A1. Displaying the images generated using the dither matrixes A1 and A2 thus configured allows the dithering errors to be uniformly distributed in terms of both the time and special domains. This effectively improves the image quality. - Although the enhanced image quality region is prepared within the
main LCD panel 11 in this embodiment, the enhanced image quality region may be prepared within thesub LCD panel 12 in place of themain LCD panel 11. In this case, themain LCD panel 12 is deactivated in response to the controller/driver 14 being placed into the image quality enhance mode, and the whole of thesub LCD panel 12 is used as the enhanced image quality region. - Additionally, in an alternative embodiment, the
sub region 23 b within thedisplay memory 23 may have the same capacitance as themain region 23 a. In this case, the whole of themain LCD panel 11 may be used as the enhanced image quality region, when the controller/driver 14 is placed into the image quality enhance mode. Instead, the whole of thesub LCD panel 12 may be used as the enhanced image quality region. - 1. Display Device Structure
-
FIG. 5 is a block diagram illustrating the structure of adisplay device 20 in accordance with a second embodiment of the present invention. Thedisplay device 20 offers the r-bit color reduction for theinput image data 17 through error diffusion in place of dithering. In order to achieve error diffusion, thedither circuit 22 is replaced with anerror diffusion circuit 28 in this embodiment. Additionally, thememory controller 21 is designed to provide an initialerror switch signal 37 for theerror diffusion circuit 28 in place of thematrix switch signal 28. The initialerror switch signal 37 is indicative of the initial error to be used by theerror diffusion circuit 28. Furthermore, thememory controller 21 is designed to provide theerror diffusion circuit 28 with the coordinatedata 31, representative of the x and y coordinates of each pixel. -
FIG. 6 illustrates an exemplary structure of theerror diffusion circuit 28, designed to offer 2-bit color reduction through error diffusion; this implies that r is equal to two. Theerror diffusion circuit 28 is composed of an initialerror configuration circuit 41, first and seconderror diffusion sections selector 43. The initialerror configuration circuit 41 generates first and second initial errors x1 INI and x2 INI, in response to the y coordinates indicated by the coordinatedata 31. The first and second initial errors x1 INI and x2 INI are different from each other, and dependent on the y coordinate of the interested pixel. In one example, the first and second initial errors x1 INI and x2 INI are set to “0” and “3”, respectively, when the remainder obtained by dividing the coordinate y by 4 is zero, to “2” and “1” when the remainder is one, to “1” and “2”, when the remainder is two, and to “3” and “0”, respectively, when the remainder is three. - The first
error diffusion section 42 a applies error diffusion to theinput image data 17 using the first initial error x1 INI, received from the initialerror configuration circuit 41, to generate the first color-reducedimage data 44 a. In order to achieve error diffusion, the firsterror diffusion section 42 a is composed of anadder 46, adelay circuit 47, anerror selector 48, and anotheradder 49. Theadder 46 adds a 2-bit error x received from theerror selector 48 to the lower two bits of theinput image data 47, and thereby develops a sum data xSUM and a carry c. The sum data xSUM is a 2-bit data representing the sum of the lower two bits of theinput image data 47 and the error x. Thedelay circuit 47 delays the sum data xSUM by the delay time associated with one pixel processing. Theerror selector 48 selects the first initial error x1 INI as the error x to output theadder 46, when the x coordinate of the interested pixel is “1” (that is, when the interested pixel is the leftmost pixel), while selecting the output of thedelay circuit 47 as the error x to output theadder 46. Theadder 49 adds the carry c to the upper n bits of theinput image data 17. The output of theadder 49 is the first color-reducedimage data 44 a, obtained by the error diffusion using the first initial error x1 INI. - The second
error diffusion section 42 b applies error diffusion to theinput image data 17 using the second initial error x2 INI received from the initialerror configuration circuit 41. The structure of the seconderror diffusion section 42 b is almost identical to that of the firsterror diffusion section 42 a in the exception that theerror selector 48 receives the second initial error x2 INI in place of the first initial error x1 INI. - The
selector 43 is responsive to the initialerror switch signal 37 to select one of the first and second color-reducedimage data image data 35. Specifically, the first color-reducedimage data 44 a is outputted as the color-reducedimage data 35 when the initialerror switch signal 37 is set to logical value “0”. When the initialerror switch signal 37 is set to logical value “1”, on the other hand, the second color-reducedimage data 44 b is outputted as the color-reducedimage data 35. - The thus-described architecture of the
error diffusion circuit 28 equivalently achieves color-reduction of theinput image data 17 through error diffusion using the initial error x1 INI, when the initialerror switch signal 37 is set to logical value “0”, and achieves color-reduction of theinput image data 17 through error diffusion using the initial error x2 INI, when the initialerror switch signal 37 is set to logical value “1”. - 2. Operation of Display Device
- Referring to
FIG. 5 , the operation of thedisplay device 20 in this embodiment is similar to that of thedisplay device 10 in the first embodiment except for that the controller/driver 14 applies the error diffusion using the first initial error x1 INI in place of the dithering using the dither matrix A1, and applies the error diffusion using the second initial error x2 INI in place of the dithering using the dither matrix A2. - When the controller/
driver 14 is placed into the normal mode, thememory controller circuit 21 sets the initialerror switch signal 37 to logical value “0”. In response to the initialerror switch signal 37 being set to logical value “0”, theerror diffusion circuit 28 is configured to output the first color-reducedimage data 44 a as the resultant color-reducedimage data 35. This is equivalent to that theerror diffusion circuit 28 is configured to implement the error diffusion using the first initial error x1 INI. Upon receiving the main andsub image data CPU 13 through thememory controller circuit 21, theerror diffusion circuit 28 applies the error diffusion using the first initial error x1 INI to the main andsub image data main image data 35 a, and the color-reducedsub image data 35 b. The color-reducedmain image data 35 a is stored in themain region 23 a, and the color-reducedsub image data 35 b is stored in thesub region 23 b. The dataline driver circuit 25 drives the data lines 11 a within themain LCD panel 11 in response to the color-reducedmain image data 35 a, stored in themain region 23 a, while driving the data lines 11 b within thesub LCD panel 12 in response to the color-reducedsub image data 35 b, stored in thesub region 23 b. This results in that the images associated with the main andsub image data sub LCD panel - When the controller/
driver 14 is placed into the image quality enhance mode, on the other hand, theCPU 13 develops the normalquality image data 17 c, and the enhancedquality image data 17 d, the normalquality image data 17 c being associated with the image to be displayed on the normal image quality region, and the enhancedquality image data 17 d being associated with the image to be displayed on the enhanced image quality region. The normalquality image data 17 c, and the enhancedquality image data 17 d are provided for theerror diffusion circuit 28 through thememory controller circuit 21. - When the normal
quality image data 17 c is provided for theerror diffusion circuit 28, thememory controller circuit 21 sets the initialerror switch signal 37 to logical value “0”. This configures theerror diffusion circuit 28 to implement the error diffusion using the first initial error x1 INI. Theerror diffusion circuit 28 applies the error diffusion using the first initial error x1 INI to the normalquality image data 17 c to develop the color-reduced normal-quality image data 35 c. The color-reduced normal-quality image data 35 c is stored in themain region 23 a of thedisplay memory 23. - When the enhanced
quality image data 17 d is provided for theerror diffusion circuit 28, on the other hand, on the other hand, thememory controller circuit 21 switches the initialerror switch signal 37 at the frequency twice as high as the frequency at which data bits of the enhancedquality image data 17 d are inputted to theerror diffusion circuit 28. More specifically, thememory controller circuit 21 provides pixel data of a specific pixel of the enhancedquality image data 17 d with the initialerror switch signal 37 set to logical value “0”. In response to the initialerror switch signal 37 being set to logical value “0”, theerror diffusion circuit 28 selects the firsterror diffusion section 42 a, which implements error diffusion using the initial error x1 INI, to apply error diffusion to the specific pixel data. The resultant pixel data is stored in themain region 23 a of thedisplay memory 23. Thememory controller circuit 21 then switches the initialerror switch signal 37 to logical value “1”. In response to the initialerror switch signal 37 being set to logical value “1”, theerror diffusion circuit 28 selects the seconderror diffusion section 42 b, which implements error diffusion using the initial error x2 INI, to apply error diffusion to the specific pixel data. The resultant pixel data is stored in thesub region 23 b of thedisplay memory 23. The same goes for the other pixels. This procedure allows theerror diffusion circuit 28 to develop the first color-reduced enhanced-quality image data 35 d through error diffusion with the first initial error x1 INI, and to develop the second color-reduced enhanced-quality image data 35 e through error diffusion with the second initial error x2 INI. - The color-reduced normal-
quality image data 35 c and the first color-reduced enhanced-quality image data 35 d are stored in themain region 23 a, and the second color-reduced enhanced-quality image data 35 e is stored in thesub region 23 b. The dataline driver circuit 25 uses the color-reduced normal-quality image data 35 c and the first and second color-reduced enhanced-quality image data main LCD panel 11 are driven in response to the color-reduced normal-quality image data 35 c, while the pixels within the enhanced image quality region are driven in response to the first and second color-reduced enhanced-quality image data - As is the case of the first embodiment, images are displayed with the normal image quality on the normal image quality region of the
main LCD panel 11, while the image quality is enhanced within the enhanced image quality region through the use of error diffusion and frame rate control. The color-reducednormal image data 35 c are retrieved from thedisplay memory 23 at every frame, and the pixels are driven in response to the retrieved color-reducednormal image data 35 c within the normal image quality region. This achieves displaying the image associated with the normalquality image data 17 c with the normal image quality on the normal image quality region of themain LCD panel 11. On the other hand, the first and second color-reduced enhanced-quality image data 34 d and 35 e are alternately retrieved. At odd frames, the first color-reduced enhanced-quality image data 34 d is retrieved from thedisplay memory 23, and the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 34 d. At even frames, on the other hand, the second color-reduced enhanced-quality image data 34 e is retrieved from thedisplay memory 23, and the pixels within the enhanced image quality region are driven in response to the first color-reduced enhanced-quality image data 34 e. Alternately using the image data generated through error diffusion with different initial errors effectively reduces moiré potentially caused by error diffusion, and thereby achieves improvement of the image quality within the enhanced image quality region. - In summary, the controller/
driver 14 in this embodiment, which makes use of the memory resource provided for driving multiple LCD panels, achieves improvement of the image quality using the error diffusion and the frame rate control with the reduced memory capacity. Additionally, the controller/driver 14 in this embodiment effectively achieves the improvement of the image quality through the error diffusion and frame rate control with reduced power consumption. - The first and second initial errors x1 INI and x2 INI, which are used for generating the first and second color-reduced enhanced-
quality image data
x 1 INI +x 2 INI=const.
Displaying the images generated using the initial errors x1 INI and x2 INI thus configured allows the diffusion errors to be uniformly distributed in terms of both the time and special domains. This effectively improves the image quality. - 1. Display Device Structure
-
FIG. 7 illustrates an exemplary structure of adisplay device 30 in accordance with a third embodiment of the present invention. In the third embodiment, image data is partially transmitted to a controller/driver in a vector form, and the remainder is transmitted in the bitmap form. Such method is effective for reducing the amount of image data transmitted to the controller/driver with the necessary image quality achieved. From the inventors' recognitions, the bitmap form is suitable for representing some images displayed on portable devices, and vector forms are suitable for representing other images. - Photograph images, which require many graylevels for achieving rich representations, such as fine gradation, are suitable for being represented in the bitmap form. Images mainly represented by contrast, such as video game images and map images, are not suitable for the bitmap form, because the use of the bitmap form unnecessarily increases the data size. Additionally, representing moving pictures by image data in the bitmap form undesirably necessitates increased data transfer. Therefore, in this embodiment, a vector form is used for transferring images which require reduced data transfer, such as video game images and map images.
- In the first embodiment, as illustrated in
FIG. 7 , adisplay device 30 is composed of anLCD 51, aCPU 52, a controller/driver 53, and agate line driver 54. - The
LCD panel 51 includes H data lines (source lines) 51 a, and V gate lines 51 b, which intersect each other. The data lines 51 a extend in the y-axis direction (vertical direction), while the gate lines 51 b extend in the x-axis direction (horizontal direction). Pixels are disposed at the intersections of the data lines 51 a and the gate lines 51 b; in other words, theLCD 1 includes pixels arranged in H lines and V columns. -
CPU 52 develops image data representative of images to be displayed on theLCD panel 51, and provides the developed image data for the controller/driver 53. The image data transferred from theCPU 52 to the controller/driver 53 are developed in one of the two forms: one is the bitmap form, and another is a vector form. - In the case when the developed image is suitable for the vector data, the
CPU 52 generatesvector data 55 representing the image to output the controller/driver 53. Thevector data 55 is composed of vector graphic commands (which may be simply referred to as command hereinafter), each representative of a graphic primitive included in the image; an image frame is represented by one or more commands. The vector data 5 may be described in the SVG™ (Scalable Vector Graphic) form, or the MacromediaFlash™ form. The use of the vector form allows an image to be represented with reduced data compared to the bitmap form, and thereby effectively reduces data transfer from theCPU 52 to the controller/driver 53. - In the case when the image developed by the
CPU 52 is suitable for being represented in the bitmap form, for example, when the developed image is a photograph image represented by many graylevels, theCPU 52 developsbitmap data 56 associated with the image to output to the controller/drivers. Thebitmap data 56 is k-bit bitmap data, which is adapted to 2k grayscale images, while theaforementioned vector data 55 is image data adapted to 2n grayscale images; it should be noted that n is smaller than k. Additionally, theCPU 52 controls the controller/driver 53 through providing memory control signals 57. - The controller/
driver 53 drives the data lines 51 a of theLCD 51 in response to thevector data 55, thebitmap data 56, and the memory control signals 57, which are received from theCPU 52. The controller/driver 53 is configured to be adapted to both of thevector data 55, and thebitmap data 56. When thevector data 55 is transferred to the controller/driver 53, the controller/driver 53 is placed into a vector data mode. When thebitmap data 56 is transferred to the controller/driver 53, on the other hand, the controller/driver 53 is placed into a bitmap data mode. When being placed into the vector data mode, the controller/driver 53 converts thevector data 55 into bitmap data, and drives theLCD panel 51 using the bitmap data developed from thevector data 55. When being placed into the bitmap data mode, on the other hand, the controller/driver 53 drives theLCD panel 51 in response to thebitmap data 56. Additionally, the controller/driver 53 generates acontrol signal 58 for controlling the operation timing of thegate line driver 54. As described later, the controller/driver 53 is designed to display quality-enhanced image on theLCD panel 51 by using dithering and frame rate control when receiving thebitmap data 56. - The
gate line driver 54 drives the gate lines 51 b of theLCD panel 51 in response to thecontrol signal 58 received from the controller/driver 53. - 2. Structure of Controller/Driver
- The controller/
driver 53 is composed of animage processor 61, amemory controller circuit 62, a two-output dither circuit 63, aselector 64, afirst display memory 65, asecond display memory 66, alatch circuit 67, adata driver circuit 68, a grayscalevoltage generator circuit 69, and atiming controller 70. - The
image processor 61 converts thevector data 65 into bitmap data, and develops the bitmap data onto thefirst display memory 65. Theimage processor 61 uses thefirst display memory 65 as the work area for developing the bitmap data. In details, theimage processor 61 sequentially interprets the commands within thevector data 55 to developintermediate work data 71 representative of the graphic primitives associated with the commands, and sequentially writes the developedintermediate work data 71 into thefirst display memory 65. It should be noted that theintermediate work data 71 is described in the bitmap form. When a graphic primitive associated with newly developed one of theintermediate work data 71 overlaps another graphic primitive already existing in thefirst display memory 65, theimage processor 61 overwrites the associated portion of thefirst display memory 65. After completing interpretation of the commands associated with an image frame, the bitmap data representing the image frame is developed onto thefirst display memory 65. - The
memory controller circuit 62 is designed to transfer thebitmap data 66 received from theCPU 62 to the two-output dither circuit 63, and to provide the two-output dither circuit 63 with the coordinatedata 72 representative of x and y coordinates of each pixel. Additionally, thememory controller circuit 62 generates first and second memory control signals 74 and 75 to control the first andsecond display memories control signal 57 received from theCPU 13 and atiming control signal 73 received from thetiming controller circuit 70. The first and second memory control signals 74 and 75 each include an address signal representative of the accessed address, a row address strobe signal (RAS), a column address strobe signal (CAS). The access timings and operation timings of the first andsecond display memories - The two-
output dither circuit 63 offers r-bit color-reduction through dithering using the coordinatedata 72 for thebitmap data 56, and thereby develops first and second color-reducedimage data image data image data output dither circuit 63 generates the first color-reducedimage data 76 through dithering using a dither matrix A1, and also generates the second color-reducedimage data 77 through dithering using another dither matrix A2. The dither matrixes A1 and A2 are (r, r) bayer matrixes different from each other. - The
selector 64 selects one of theintermediate work data 71 received from theimage processor 61 and the first color-reducedimage data 76, and outputs the selected data to thefirst display memory 65. When the controller/driver 53 is placed into the vector data mode, theselector 64 selects theintermediate work data 71 to output thefirst display memory 65. When the controller/driver 53 is placed into the bitmap data mode, on the other hand, theselector 64 selects the first color-reducedimage data 76 to output thefirst display memory 65. - The
first display memory 65 stores therein the image data received from theselector 64, that is, the selected one of theintermediate work data 71, and the first color-reducedimage data 76. Thefirst display memory 65 has a capacity of H×V×k/2 bits. This implies that thefirst display memory 65 has a capacity sufficient to store the image data necessary for 2n grayscale display of one image frame. Thefirst display memory 65 outputs the data stored therein to thesecond display memory 66 in response to the firstmemory control signal 74 received from thememory control circuit 62. Thefirst display memory 64 is designed to output H×n data bits in parallel. - The
second display memory 66 is responsive to the secondmemory control signal 75 received from thememory control circuit 62 for storing the image data received from thefirst display memory 65, or storing the second color-reducedimage data 77 received from the two-output dither circuit 63. As is the case of thefirst display memory 65, thesecond display memory 66 has a capacity of H×V×n bits. Thesecond display memory 66 outputs the data stored therein to thelatch circuit 67 in response to the secondmemory control signal 75 received from thememory controller circuit 62. Thesecond display memory 66 is designed to output H×n data bits in parallel. Additionally, as described later in detail, thesecond display memory 66 is design to transfer the data stored in thefirst display memory 65 to thelatch circuit 17 without damaging the data stored in thesecond display memory 66. This eliminates a need for providing dedicated interconnections for transferring the data from thefirst display memory 65 to thelatch circuit 67, and effectively reduces the chip size of the controller/driver 53. - The
latch circuit 67, the dataline driver circuit 68, and the grayscalevoltage generator circuit 69 function as a drive circuitry for driving theLCD panel 51 in response to the data stored in the first andsecond display memories latch circuit 67, the dataline driver circuit 68, and the grayscalevoltage generator circuit 69 are identical to thelatch circuit 24, the dataline driver circuit 25, and the grayscalevoltage generator circuit 26 within the controller/driver 14 in the first embodiment. Thelatch circuit 67 latches the pixel data of H×n bits associated with the selected line from thesecond display memory 66, in response to alatch signal 78 received from thetiming control circuit 70, and transfers the latched pixel data to the dataline driver circuit 68. It should be noted that the pixel data received from thesecond display memory 66 may be the pixel data transferred from thefirst display memory 65 through thesecond display memory 66. The grayscalevoltage generator circuit 69 provides the dataline driver circuit 68 with 2n voltages respectively associated with the 2n graylevels representable on theLCD panel 51. The dataline driver circuit 68 selects one of the 2n voltages for each pixel in response to the associated pixel data, and develops the selected voltage onto the associateddata line 51 a within theLCD panel 51. - The
timing control circuit 70 provides timing control for thememory controller circuit 62, thefirst display memory 65, thesecond display memory 66, thelatch circuit 67 within the controller/driver 53, and for thegate line driver 54. More specifically, thetiming control circuit 70 provides atiming control signal 73 for thememory controller circuit 62, and thereby controls write and read timings of the first andsecond display memories timing controller 70 generates thelatch signal 78 to output thelatch circuit 67, and thereby controls data latch timing for thelatch circuit 67. Finally, thetiming control circuit 70 provides atiming control signal 58 for thegate line driver 54, and thereby controls the activation timing of the gate lines 51 b within theLCD panel 51. The frame rate at which images are displayed on theLCD panel 51 is controllable by thetiming control signal 73, thelatch signal 78, and thetiming control signal 58. - 3. Structure of Two-Output Dither circuit
-
FIG. 8 is a block diagram illustrating an exemplary structure of the two-output dither circuit 63 configured to achieve 2-bit color-reduction, assuming that r (=k−n) is two. The two-output dither circuit 63 is composed of amatrix selector 63 a, first and second dither matrix buffers 63 b and 63 c,adders output dither circuit 63 receives k-bit pixel data for each pixel, the data bits of the k-bit pixel data being inputted to the two-output dither circuit 63 in parallel. Additionally, the two-output dither circuit 63 receives the coordinatedata 72 representative of x and y coordinates of each pixel. - The
matrix selector 63 a calculates a remainder p obtained by dividing the x coordinate of the pixel by two, and a remainder q obtained by dividing the y coordinate of the pixel by two. The remainders p and q are each the value selected out of “0” and “1”. - The first and second dither matrix buffers 63 b and 63 c store therein the dither matrixes A1 and A2, respectively. The (i, j) element of the dither matrix A1 is referred to as a1 ij, and the (i, j) element of the dither matrix A2 is referred to as a2 ij. The elements a1 ij and a2 ij are each two-bit data.
- Upon receiving the remainders p, and q, the first
dither matrix buffer 63 b outputs the (p, q) element a1 pq of the dither matrix A1. Correspondingly, the seconddither matrix buffer 63 c outputs the (p, q) element a2 pq of the dither matrix A2 upon receiving the remainders p, and q. - The
adder 63 d adds the output a1 pq of thedither matrix buffer 63 b to thebitmap data 56. The upper n bits of the output of theadder 63 d are retrieved as the first color-reducedimage data 76, and the first color-reducedimage data 76 is stored in thefirst display memory 65. - Correspondingly, the
adder 63 e adds the output a1 pq of thedither matrix buffer 63 b to thebitmap data 56. The upper n bits of the output of theadder 63 e are retrieved as the second color-reducedimage data 77, and the second color-reducedimage data 77 is stored in thesecond display memory 66. - The two-
output dither circuit 63 thus constructed is adapted to develop the first color-reducedimage data 76 through applying dithering to thebitmap data 56 with the first dither matrix A1, and to develop the second color-reducedimage data 77 through applying dithering to thebitmap data 56 with the second dither matrix A2. - 4. Structure of First and Second Display Memory
-
FIG. 9 illustrates detailed circuit structures of the first andsecond display memories - The
first display memory 65 is composed ofword lines 81,bit lines 82,complementary bit lines 83,memory cells 84, aword line decoder 85, and abit line decoder 86. The number of the word lines 81 is V, which is identical to the number of the gate lines 51 b. The number of the bit lines 82 and thecomplementary bit lines 83 is H×n, H being the number of the data lines 51 a. Finally, the number of thememory cells 84 is H××n. The word lines 81 are disposed to extend in the x-axis direction, and the bit lines 82 are disposed to extend in the y-axis direction. Thecomplementary bit lines 83 are respectively associated with the bit lines 82; the voltage of eachcomplementary bit line 83 is complementary to the associatedbit line 82. Onebit line 82 and the associatedbit line 83 are collectively referred to as a bit line pair. Thememory cells 84 are arranged at the respective intersections of the word lines 81 and the bit lines 82. Eachmemory cell 84 is connected to the associatedword line 81,bit line 82, andcomplementary bit line 83. Theword line decoder 85 is used for selecting the word lines 81 in response to the firstmemory control signal 74. Thebit line decoder 86 is used for data access through the bit lines 82 and thecomplementary bit lines 83; thebit line decoder 86 develops voltages corresponding to the data received from theselector 64 on the associatedbit lines 82 and complementary bit lines 83. The data received from theselector 64 may be theintermediate work data 71 or the first color-reducedimage data 76. - The data transfer from the
first display memory 65 to thesecond display memory 66 is achieved through directly connecting the bit lines 82 and thecomplementary bit lines 83 with thesecond display memory 66. In an alternative embodiment, the bit lines 82 and thecomplementary bit lines 83 may be connected with sense amplifiers, and the sense amplifiers may be used for data transfer from thefirst display memory 65 to thesecond display memory 66. - The structure of the second display memory 166 is almost identical to that of the
first display memory 65 with exception that thesecond display memory 66 additionally includes sense amplifiers. More specifically, thesecond display memory 66 is composed ofword lines 91,bit lines 92,complementary bit lines 93,memory cells 94, aword line decoder 95, abit line decoder 96, andsense amplifiers 97. The number of the word lines 91 is V, and the number of the bit lines 93 and thecomplementary bit lines 34 is H×n. Additionally, the number of thememory cells 94 is H×V×n, and the number of thesense amplifiers 97 is H×n. The word lines 91 are disposed to extend in the x-axis direction, and the bit lines 92 are disposed to extend in the y-axis direction. Thecomplementary bit lines 93 are respectively associated with the bit lines 92; the voltage of eachcomplementary bit line 93 is complementary to the associatedbit line 92. Onebit line 92 and the associatedbit line 93 are collectively referred to as a bit line pair. Thememory cells 94 are arranged at the respective intersections of the word lines 91 and the bit lines 92. Eachmemory cell 94 is connected to the associatedword line 91,bit line 92, andcomplementary bit line 93. Theword line decoder 95 is used for selecting the word lines 91 in response to the secondmemory control signal 75. Thebit line decoder 96 is used for data access through the bit lines 92 and thecomplementary bit lines 93; thebit line decoder 96 electrically connects the bit lines 82 andcomplementary bit lines 83 of thefirst display memory 65 with the associatedbit lines 92 andcomplementary bit lines 93 of thesecond display memory 66. Additionally, thebit line decoder 96 receives the second color-reducedimage data 77 in response to the secondmemory control signal 75, and develops voltages corresponding to the second color-reducedimage data 77 on the associatedbit lines 92 and complementary bit lines 93. Thesense amplifiers 97 are respectively associated with the bit line pairs. Thesense amplifiers 97 compares the voltages developed on the associatedbit lines 92 andcomplementary bit lines 93 to identify the data developed on the associated bit lines 92. Thesense amplifiers 97 are one-to-one associated with the bit line pairs. - The memory architecture in which the number of the bit lines within the
first display memory 65 is identical to that of thesecond display memory 66 is effective for facilitating the data transfer from thefirst display memory 65 to thesecond display memory 66. Such memory architecture allows one-to-one connection between the bit lines 82 within thefirst display memory 65, and the bit lines 92 within thesecond display memory 66. The same goes for thecomplementary bit lines memory controller circuit 62 to use the same address to identify the location of the data source and destination of the image data. This effectively simplifies address generation. - Additionally, the structures of the first and
second display memories first display memory 65 to thelatch circuit 67 through thesecond display memory 66 without damaging the data stored in thesecond display memory 66. The pixel data of the selected line from thefirst display memory 65 to thelatch circuit 67 can be achieved by activating the selected word line of thefirst display memory 65 with all of the word lines 91 of thesecond display memory 66 deactivated, electrically connecting the bit lines 82 within thefirst display memory 65 with the bit lines 92 within thesecond display memory 66 through thebit line decoder 96, and activating thesense amplifiers 97 within thesecond display memory 66. Deactivating all of the word lines 91 within thesecond display memory 66 effectively prevents the data stored in thesecond display memory 66 from being destroyed. - 5. Operation of Display Device
- As described above, the controller/
driver 53 has two operation modes: the vector data mode, and the bitmap data mode. The detailed operation of the controller/driver 53 will be given for the vector data mode, and the bitmap data mode, respectively. - 5-1) Vector Data Mode Operation
-
FIG. 10 illustrates an exemplary operation of thedisplay device 30 in this embodiment when the controller/driver 53 is placed into the vector data mode. TheCPU 52 informs the controller/driver 53 by thecontrol signal 57 that thevector data 55 is provided for the controller/driver 53, and thereby allows the controller/driver 53 to be placed into the vector data mode. Additionally, theCPU 52 generates thevector data 55 corresponding to the image to be displayed on theLCD panel 51 to output the controller/driver 53. - When receiving the
vector data 55 from theCPU 52, the controller/driver 53 drives theLCD panel 51 in response to thevector data 55. Thevector data 55 is firstly converted into bitmap data by theimage processor circuit 61, and theLCD panel 51 is driven in response to the bitmap data obtained from thevector data 55. The LCD drive in response to thevector data 55 involves the following steps. - Data-conversion of the
vector data 55 is firstly implemented to develop the corresponding bitmap data onto thefirst display memory 65. Upon receiving thevector data 55 from theCPU 52, theimage processor 61 sequentially interprets the commands described in thevector data 55 to identify the graphic primitives to be incorporated in the display image, and develops theintermediate work data 71 corresponding to the graphic primitives in the bitmap form. The developedintermediate work data 71 is stored into thefirst display memory 65. When a graphic primitive associated with newly developed one of theintermediate work data 71 overlaps another graphic primitive already existing in thefirst display memory 65, theimage processor 61 overwrites the associated portion of thefirst display memory 65. After completing interpretation of the commands associated with an image frame, bitmap data representing the image frame is developed onto thefirst display memory 65. The bitmap data developed onto thefirst display memory 65 is n-bit bitmap data, representative of 2n graylevels. - The bitmap data developed onto the
first display memory 65 is then transferred to thesecond display memory 66. TheLCD panel 51 is driven in response to the bitmap data stored in thesecond display memory 66. After the data transfer, the data conversion of the vector data 5 is implemented for the next frame image, while driving theLCD panel 61 in response to the bitmap data stored in the second display memory and 65. This effectively improves display latency after thevector data 55 is inputted to the controller/driver 53. - The bitmap data developed onto the
first display memory 65 is not directly used for driving theLCD panel 51. This addresses avoiding an “incomplete” image being displayed on theLCD panel 51. It is not until the complete set of the commands associated with the target image frame are processed by theimage processor 61 that an “complete” bitmap data is developed onto thefirst display memory 65; however, the development of the “complete” bitmap data onto thefirst display memory 64 may fail to be synchronized with the update or refreshing timings of the images displayed on theLCD panel 51. Therefore, directly using the bitmap data stored in thefirst display memory 65, which is used as the work area, may cause an undesirable image to be displayed on theLCD panel 51. In order to avoid an undesirable image to be displayed, after developing a “complete” bitmap data, the “complete” bitmap data is transferred from thefirst display memory 65 to thesecond display memory 66. The bitmap data stored in thesecond display memory 66 is then exclusively used for updating or refreshing the images on theLCD panel 51. - This is followed by sequentially transferring the complete bitmap data stored in the
second display memory 66 to the dataline driver circuit 18 through thelatch circuit 17, and driving theLCD panel 51 in response to the transferred bitmap data. More specifically, the data lines 51 a within theLCD panel 51 is driven in response to the pixel data latched by thelatch circuit 67, which is associated with the selected line, and thegate line 51 b associated with the selected line is activated by thegate line driver 54. The same goes for the remaining lines to drive the data lines 51 a and thegate liens 51 b and thereby completes displaying the associated image frame. - 5-2. Bitmap Data Mode Operation
-
FIG. 11 illustrates an exemplary operation of thedisplay device 30 in this embodiment, when the controller/driver 53 is placed into the bitmap data mode. TheCPU 52 informs the controller/driver 53 by thecontrol signal 57 that thebitmap data 55 is provided for the controller/driver 53, and thereby allows the controller/driver 53 to be placed into the bitmap data mode. Additionally, theCPU 52 generates thebitmap data 55 corresponding to the image to be displayed on theLCD panel 51 to output the controller/driver 53. - Upon receiving the
bitmap data 56 from theCPU 53, thememory controller circuit 62 within the controller/driver 53 transfers thebitmap data 56 to the two-output dither circuit 63, and additionally provides the coordinatedata 72 for the two-output dither circuit 63. - The two-
output dither circuit 63 applies dithering using the dither matrix A1 to thebitmap data 56 to develop the first color-reducedimage data 76, and also applies dithering using the dither matrix A2 to thebitmap data 56 to develop the second color-reducedimage data 77. The first color-reducedimage data 76 is transferred to thefirst display memory 65 through theselector 64, and stored into thefirst display memory 65. The second color-reduced image data is transferred and stored into thesecond display memory 66. - The data
line driver circuit 68 drives the data lines 51 a within theLCD panel 51 in response to the first and second color-reducedimage data LCD panel 51. The quality of the image displayed on theLCD panel 51 is enhanced through dithering and frame rate control. At a first frame, the first color-reducedimage data 76, which is generated through dithering using the dither matrix A1, is retrieved from thefirst display memory 65, and the pixels within theLCD panel 51 are driven in response to the first color-reducedimage data 76. The first color-reducedimage data 76 is transferred from thefirst display memory 65 to thedata line driver 68 through the bit lines 92 within thesecond display memory 66 and thelatch circuit 67. At a second frame following the first frame, the second color-reducedimage data 77, which is generated through dithering using the dither matrix A2, is retrieved from thesecond display memory 66, and the pixels within theLCD panel 51 are driven in response to the second color-reducedimage data 77. The same goes for the following frames; at odd frames, the pixels within theLCD panel 51 are driven in response to the first color-reducedimage data 76, while being driven in response to the second color-reducedimage data 77 at even frames. Alternately using the first and second color-reducedimage data LCD panel 51. - The controller/
driver 53 may be configured to partially update the image displayed on theLCD panel 51 as described in the following. Updating the image begins with providing the controller/driver 53 from theCPU 52 with differential image data associated with the portion of the image to be updated, and coordinate data representative of the coordinates of the pixels within the portion to be updated. The two-output dither circuit 63 applies dithering to the differential image data using the dither matrixes A1 and A2, and thereby develops a pair of dithered differential image data. The portion of thefirst display memory 65 associated with the portion to be updated is then overwritten to the dithered differential image data generated by using the dither matrix A1, while the portion of thesecond display memory 66 associated with the portion to be updated is overwritten to the dithered differential image data generated by using the dither matrix A2 This procedure completes the partial update of the image displayed on theLCD panel 51. The architecture for partially updating the image on theLCD panel 51 through transmitting only the image data to be updated effectively reduces the power consumption; this enhances the use of thedisplay device 30 in this embodiment for portable devices. - It should be noted that the pixels within the
LCD panel 51 may be driven in response to the second color-reducedimage data 77 at odd frames, and driven in response to the first color-reducedimage data 76 at even frames. - In summary, the controller/
driver 53 in this embodiment, which makes use of the memory resource provided for data conversion of thevector data 55, achieves improvement of the image quality using the dithering and frame rate control with the reduced memory resource. The controller/driver 53 uses thefirst display memory 65 multipurposely, as both a work area for converting thevector data 55 into the corresponding bitmap data, and as a storage area storing the first color-reducedimage data 76 for achieving frame rate control. This allows the controller/driver 53 to deal with thevector data 55, and to display enhanced-quality images on theLCD panel 51 with the reduced memory resource. - Additionally, the controller/
driver 53 in this embodiment effectively achieves the improvement of the image quality through the dithering and frame rate control with reduced power consumption. Once generating and storing the first and second color-reducedimage data second display memory driver 53 does not require receiving image data from theCPU 52 at every frame for achieving the frame rate control. Such operation effectively reduces the data transmission from theCPU 52 to the controller/driver 53 while the controller/driver 53 implements the frame rate control. The reduction in the data transmission is effective for reducing the power consumption of the controller/driver 53. - In this embodiment, the frame rate at which the
LCD panel 51 is refreshed when the controller/driver 53 is placed into the bitmap data mode is higher than that when the controller/driver 53 is placed into the vector data mode. This effectively improves the image quality with reduced power consumption. - 1. Display Device Structure
-
FIG. 12 is a block diagram illustrating an exemplary structure of adisplay device 40 in accordance with a fourth embodiment of the present invention. The structure of thedisplay device 40 in this embodiment is similar to that of thedisplay device 30 in the third embodiment; the difference is that thedisplay device 40 offers r-bit color-reduction for thebitmap data 56 through error diffusion in place of dithering. In order to achieve error diffusion, thedisplay device 40 includes a two-outputerror diffusion circuit 79 in place of the two-output dither circuit 63. The two-outputerror diffusion circuit 79 uses the coordinatedata 72 for achieving error diffusion of thebitmap data 56. - The two-output
error diffusion circuit 79 applies error diffusion to thebitmap data 56 using different initial errors to develop a pair of color-reduced image data: first and second color-reducedimage data image data 76 is stored into thefirst display memory 65, and the second color-reducedimage data 77 is stored into thesecond display memory 66. -
FIG. 13 illustrates an exemplary structure of the two-outputerror diffusion circuit 79. The structure of the two-outputerror diffusion circuit 79 is almost identical to that of theerror diffusion circuit 28 in the second embodiment in exception that theselector 43 is removed from the two-outputerror diffusion circuit 79. The two-outputerror diffusion circuit 79 is composed of an initialerror configuration circuit 101, and first and seconderror diffusion sections error configuration circuit 101 generates first and second initial errors x1 INI and x2 INI, in response to the y coordinates indicated by the coordinatedata 72. The first and second initial errors x1 INI and x2 INI are different from each other, and dependent on the y coordinate of the interested pixel. In one example, the first and second initial errors x1 INI and x2 INI are set to “0” and “3”, respectively, when the remainder obtained by dividing the coordinate y by 4 is zero, to “2” and “1” when the remainder is one, to “1” and “2”, when the remainder is two, and to “3” and “0”, respectively, when the remainder is three. - The first
error diffusion section 102 a applies error diffusion to thebitmap data 56 using the first initial error x1 INI, received from the initialerror configuration circuit 101, to generate the first color-reducedimage data 76. In order to achieve error diffusion, the firsterror diffusion section 102 a is composed of anadder 103, adelay circuit 104, anerror selector 105, and anotheradder 106. Theadder 103 adds a 2-bit error x received from theerror selector 105 to the lower two bits of thebitmap data 56, and thereby develops a sum data xSUM, and a carry C. The sum data xSUM is a 2-bit data representing the sum of the lower two bits of theinput image data 47 and the error x. Thedelay circuit 104 delays the sum data xSUM by the delay time associated with one pixel processing. Theerror selector 105 selects the first initial error x1 INI as the error x to output theadder 103, when the x coordinate of the interested pixel is “1” (that is, when the interested pixel is the leftmost pixel), while selecting the output of thedelay circuit 104 as the error x to output theadder 103. Theadder 106 adds the carry c, received from theadder 103, to the upper n bits of thebitmap data 56. The output of theadder 106 is the first color-reducedimage data 76, obtained by the error diffusion using the first initial error x1 INI. - The second
error diffusion section 102 b applies error diffusion to thebitmap data 56 using the second initial error x2 INI, received from the initialerror configuration circuit 101. The structure of the seconderror diffusion section 102 b is almost identical to that of the firsterror diffusion section 102 a in the exception that theerror selector 105 receives the second initial error x2 INI in place of the first initial error x1 INI. - 2. Display Device Operation
- The operation of the
display device 40 in this embodiment is almost identical to that of thedisplay device 30 in thedisplay device 30 in exception that thedisplay device 40 generates the first and second color-reducedimage data - When the controller/
driver 53 is placed into the vector data mode, the controller/driver 53 is responsive to thevector data 55 for driving theLCD panel 51. Specifically, theimage processor 61 converts thevector data 55 received from theCPU 52 into the corresponding bitmap data using thefirst display memory 65 as a work area to develop the corresponding bitmap data onto thefirst display memory 65. The developed bitmap data is transferred from thefirst display memory 65 to thesecond display memory 66, and stored into thesecond display memory 66. The dataline driver circuit 68 receives the bitmap data from thesecond display memory 66, and drives theLCD panel 51 in response to the received bitmap data. - When the controller/
driver 53 is placed into the bitmap data mode, on the other hand, the controller/driver 53 is responsive to thebitmap data 56 for driving theLCD panel 51. The controller/driver 53 enhances the image quality of theLCD panel 51 by using error diffusion and frame rate control. In detail, upon receiving thebitmap data 56 from theCPU 52, thememory controller circuit 62 within the controller/driver 53 transfers thebitmap data 56 to the two-outputerror diffusion circuit 79. The two-outputerror diffusion circuit 79 applies error diffusion to thebitmap data 56 using the first initial error x1 INI to develop the first color-reducedimage data 76, and also applies error diffusion to thebitmap data 56 using the first initial error x2 INI to develop the second color-reducedimage data 77. The first color-reducedimage data 76 is stored into thefirst display memory 65, and the second color-reducedimage data 77 is stored into thesecond display memory 66. At odd frames, the dataline driver circuit 68 receives the first color-reducedimage data 76 from thefirst display memory 65 through thesecond display memory 66, and drives theLCD panel 51 in response to the first color-reducedimage data 76. At even frames, on the other hand, the dataline driver circuit 68 receives the second color-reducedimage data 77 from thesecond display memory 66, and drives theLCD panel 51 in response to the second color-reducedimage data 77. Alternately using the color-reduced image data generated through error diffusion with different initial errors effectively reduces moiré potentially caused by error diffusion, and thereby achieves improvement of the image quality within the enhanced image quality region. - In summary, the controller/
driver 53 in this embodiment, which makes use of the memory resource provided for dealing with thevector data 55, achieves improvement of the image quality using the error diffusion and the frame rate control with the reduced memory resource. Additionally, the controller/driver 53 in this embodiment effectively achieves the improvement of the image quality through the error diffusion and frame rate control with reduced power consumption. - The first and second initial errors x1 INI and x2 INI, which are used for generating the first and second color-reduced
image data
x 1 INI +x 2 INI=const.
Displaying the images generated using the initial errors x1 INI and x2 INI thus configured allows the diffusion errors to be uniformly distributed in terms of both the time and special domains. This effectively improves the image quality. - Although the invention has been described in its preferred form with a certain degree of particularity, it is apparent that the present disclosure of the preferred form may be modified or changed in the details of construction without departing from the scope of the invention as hereinafter claimed.
Claims (15)
a 1 ij +a 2 ij=const.,
x 1 INI +x 2 INI=const.,
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003-344924 | 2003-10-02 | ||
JP2003344924A JP4601279B2 (en) | 2003-10-02 | 2003-10-02 | Controller driver and operation method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20050073470A1 true US20050073470A1 (en) | 2005-04-07 |
US7315313B2 US7315313B2 (en) | 2008-01-01 |
Family
ID=34386331
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/956,158 Active 2026-06-09 US7315313B2 (en) | 2003-10-02 | 2004-10-04 | Controller/driver for driving display panel |
Country Status (4)
Country | Link |
---|---|
US (1) | US7315313B2 (en) |
JP (1) | JP4601279B2 (en) |
KR (1) | KR100630646B1 (en) |
CN (1) | CN100351896C (en) |
Cited By (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006126136A2 (en) * | 2005-05-27 | 2006-11-30 | Koninklijke Philips Electronics N.V. | A method of driving a display |
US20070001973A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001982A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001983A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001968A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Display device and electronic instrument |
US20070001970A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001984A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001971A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002062A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070000971A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002188A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002061A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002670A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001972A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013634A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013685A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013687A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013706A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013074A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013635A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013684A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070016700A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070187762A1 (en) * | 2006-02-10 | 2007-08-16 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20080112254A1 (en) * | 2005-06-30 | 2008-05-15 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20080144113A1 (en) * | 2006-10-18 | 2008-06-19 | Via Technologies, Inc. | Dithering method and apparatus for image data |
US20080180588A1 (en) * | 2007-01-26 | 2008-07-31 | Sony Corporation | Driver and driving method, and display device |
US7593270B2 (en) | 2005-06-30 | 2009-09-22 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7613066B2 (en) | 2005-06-30 | 2009-11-03 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20090322794A1 (en) * | 2005-12-01 | 2009-12-31 | Screen Technology Limited | Display with improved uniformity |
US20100026708A1 (en) * | 2008-07-30 | 2010-02-04 | Tsai Jeng-Luen | Method for applying the same dithering table to different flat panels and display panel driving method using the same |
US7764278B2 (en) | 2005-06-30 | 2010-07-27 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20100253611A1 (en) * | 2009-04-06 | 2010-10-07 | Akihiro Takagi | Method and apparatus for adaptive black frame insertion |
US8188544B2 (en) | 2005-06-30 | 2012-05-29 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8339352B2 (en) | 2005-09-09 | 2012-12-25 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
TWI381354B (en) * | 2007-09-14 | 2013-01-01 | Chimei Innolux Corp | Timing controller and liquid crystal display using same |
US8453063B1 (en) * | 2004-04-30 | 2013-05-28 | Apple Inc. | Display manager that dynamically adjusts for dependencies in a video display system |
CN103943056A (en) * | 2008-02-13 | 2014-07-23 | 高通Mems科技公司 | Multi-level Stochastic Dithering With Noise Mitigation Via Sequential Template Averaging |
US8885117B2 (en) | 2011-09-29 | 2014-11-11 | Lg Display Co., Ltd. | Display apparatus having particular display regions |
US20150074489A1 (en) * | 2013-09-06 | 2015-03-12 | Kabushiki Kaisha Toshiba | Semiconductor storage device and memory system |
CN105938702A (en) * | 2015-03-03 | 2016-09-14 | Nlt科技股份有限公司 | Electronic circuit, scanning circuit, display device, and electronic circuit life extending method |
US9886887B2 (en) | 2015-06-26 | 2018-02-06 | Synaptics Japan Gk | Device and method for color reduction with dithering |
US20180261142A1 (en) * | 2015-11-04 | 2018-09-13 | Sharp Kabushiki Kaisha | Display device and control method therefor |
US20190005869A1 (en) * | 2017-06-29 | 2019-01-03 | Japan Display Inc. | Image processing device, image processing method and display system |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7932891B2 (en) * | 2005-09-13 | 2011-04-26 | Chunghwa Picture Tubes, Ltd. | Driving method and system thereof for LCD multiple scan |
JP5367239B2 (en) * | 2007-06-28 | 2013-12-11 | 京セラ株式会社 | Mobile terminal and application display method of mobile terminal |
JP5311447B2 (en) * | 2008-01-22 | 2013-10-09 | ルネサスエレクトロニクス株式会社 | Display device, display panel driver, and display panel driving method |
TW200945313A (en) * | 2008-04-30 | 2009-11-01 | Novatek Microelectronics Corp | Data transmission device and related method |
JP2011059216A (en) * | 2009-09-08 | 2011-03-24 | Renesas Electronics Corp | Display device and display control method |
EP2596489A4 (en) * | 2010-07-20 | 2014-03-05 | Freescale Semiconductor Inc | Display controlling unit, image displaying system and method for outputting image data |
JP5762994B2 (en) * | 2012-02-27 | 2015-08-12 | 株式会社ジャパンディスプレイ | Image display apparatus, image display apparatus driving method, gradation conversion program, and gradation conversion apparatus |
KR102082203B1 (en) * | 2018-12-14 | 2020-02-28 | 주식회사 아이비스 | Map displaying device and map displaying method |
CN112185312B (en) * | 2020-09-29 | 2021-11-16 | 珠海格力电器股份有限公司 | Image data processing method and device |
US11837154B2 (en) * | 2022-04-19 | 2023-12-05 | Novatek Microelectronics Corp. | Driving device and operation method thereof and display apparatus |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7038702B2 (en) * | 2002-04-26 | 2006-05-02 | Renesas Technology Corp. | Display device and driving circuit for displaying |
US7148868B2 (en) * | 2002-03-21 | 2006-12-12 | Samsung Electronics Co., Ltd. | Liquid crystal display |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08202310A (en) * | 1995-01-25 | 1996-08-09 | Digital:Kk | Screen driving circuit |
JPH10124024A (en) * | 1996-10-15 | 1998-05-15 | Hitachi Ltd | Display control device for information processing device |
US5841431A (en) * | 1996-11-15 | 1998-11-24 | Intel Corporation | Application of split- and dual-screen LCD panel design in cellular phones |
JP2000188702A (en) * | 1998-10-12 | 2000-07-04 | Victor Co Of Japan Ltd | Video signal processing circuit for matrix type display device |
JP3969899B2 (en) * | 1999-07-15 | 2007-09-05 | 富士フイルム株式会社 | Image display method and image display apparatus used therefor |
JP3459890B2 (en) * | 1999-09-22 | 2003-10-27 | Nec液晶テクノロジー株式会社 | Initialization method of pseudo intermediate processing circuit |
JP2001092405A (en) * | 1999-09-27 | 2001-04-06 | Sumitomo Metal Ind Ltd | Picture processing method, picture processing device and matrix drive type display device |
JP2002287709A (en) | 2001-03-28 | 2002-10-04 | Hitachi Ltd | Liquid crystal display device |
JP3710728B2 (en) | 2001-06-29 | 2005-10-26 | シャープ株式会社 | Liquid crystal drive device |
JP2003202544A (en) * | 2001-12-28 | 2003-07-18 | Optrex Corp | Method for driving liquid crystal display device |
US6906720B2 (en) | 2002-03-12 | 2005-06-14 | Sun Microsystems, Inc. | Multipurpose memory system for use in a graphics system |
-
2003
- 2003-10-02 JP JP2003344924A patent/JP4601279B2/en not_active Expired - Fee Related
-
2004
- 2004-10-02 KR KR1020040078561A patent/KR100630646B1/en not_active IP Right Cessation
- 2004-10-04 US US10/956,158 patent/US7315313B2/en active Active
- 2004-10-08 CN CNB2004100834067A patent/CN100351896C/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7148868B2 (en) * | 2002-03-21 | 2006-12-12 | Samsung Electronics Co., Ltd. | Liquid crystal display |
US7038702B2 (en) * | 2002-04-26 | 2006-05-02 | Renesas Technology Corp. | Display device and driving circuit for displaying |
Cited By (71)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8453063B1 (en) * | 2004-04-30 | 2013-05-28 | Apple Inc. | Display manager that dynamically adjusts for dependencies in a video display system |
WO2006126136A3 (en) * | 2005-05-27 | 2007-03-29 | Koninkl Philips Electronics Nv | A method of driving a display |
US8159512B2 (en) | 2005-05-27 | 2012-04-17 | Chimei Innolux Corporation | Method of driving a display |
US20090195569A1 (en) * | 2005-05-27 | 2009-08-06 | Smits Wilhelmus J M | Method of driving a display |
WO2006126136A2 (en) * | 2005-05-27 | 2006-11-30 | Koninklijke Philips Electronics N.V. | A method of driving a display |
US7564734B2 (en) | 2005-06-30 | 2009-07-21 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013074A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001971A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002062A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070000971A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002188A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002061A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070002670A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001972A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013634A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013685A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013687A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013706A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7616520B2 (en) | 2005-06-30 | 2009-11-10 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013635A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070013684A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070016700A1 (en) * | 2005-06-30 | 2007-01-18 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001970A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8547773B2 (en) | 2005-06-30 | 2013-10-01 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20080112254A1 (en) * | 2005-06-30 | 2008-05-15 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8547722B2 (en) | 2005-06-30 | 2013-10-01 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001973A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7471573B2 (en) | 2005-06-30 | 2008-12-30 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7492659B2 (en) | 2005-06-30 | 2009-02-17 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7495988B2 (en) | 2005-06-30 | 2009-02-24 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20090091580A1 (en) * | 2005-06-30 | 2009-04-09 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7522441B2 (en) | 2005-06-30 | 2009-04-21 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7561478B2 (en) * | 2005-06-30 | 2009-07-14 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001968A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Display device and electronic instrument |
US7567479B2 (en) | 2005-06-30 | 2009-07-28 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8310478B2 (en) | 2005-06-30 | 2012-11-13 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7593270B2 (en) | 2005-06-30 | 2009-09-22 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7764278B2 (en) | 2005-06-30 | 2010-07-27 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001984A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001983A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8188544B2 (en) | 2005-06-30 | 2012-05-29 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7755587B2 (en) | 2005-06-30 | 2010-07-13 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7613066B2 (en) | 2005-06-30 | 2009-11-03 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7782694B2 (en) | 2005-06-30 | 2010-08-24 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20070001982A1 (en) * | 2005-06-30 | 2007-01-04 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US7859928B2 (en) | 2005-06-30 | 2010-12-28 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20110128274A1 (en) * | 2005-06-30 | 2011-06-02 | Seiko Epson Corporation | Integrated Circuit Device and Electronic Instrument |
US7986541B2 (en) | 2005-06-30 | 2011-07-26 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8054710B2 (en) | 2005-06-30 | 2011-11-08 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8339352B2 (en) | 2005-09-09 | 2012-12-25 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20090322794A1 (en) * | 2005-12-01 | 2009-12-31 | Screen Technology Limited | Display with improved uniformity |
US20070187762A1 (en) * | 2006-02-10 | 2007-08-16 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US8188545B2 (en) | 2006-02-10 | 2012-05-29 | Seiko Epson Corporation | Integrated circuit device and electronic instrument |
US20080144113A1 (en) * | 2006-10-18 | 2008-06-19 | Via Technologies, Inc. | Dithering method and apparatus for image data |
US8139051B2 (en) * | 2007-01-26 | 2012-03-20 | Sony Corporation | Driver and driving method, and display device |
US20080180588A1 (en) * | 2007-01-26 | 2008-07-31 | Sony Corporation | Driver and driving method, and display device |
TWI381354B (en) * | 2007-09-14 | 2013-01-01 | Chimei Innolux Corp | Timing controller and liquid crystal display using same |
CN103943056A (en) * | 2008-02-13 | 2014-07-23 | 高通Mems科技公司 | Multi-level Stochastic Dithering With Noise Mitigation Via Sequential Template Averaging |
US20100026708A1 (en) * | 2008-07-30 | 2010-02-04 | Tsai Jeng-Luen | Method for applying the same dithering table to different flat panels and display panel driving method using the same |
US8026866B2 (en) * | 2008-07-30 | 2011-09-27 | Orise Technology Co., Ltd. | Method for applying the same dithering table to different flat panels and display panel driving method using the same |
US20100253611A1 (en) * | 2009-04-06 | 2010-10-07 | Akihiro Takagi | Method and apparatus for adaptive black frame insertion |
US8358260B2 (en) * | 2009-04-06 | 2013-01-22 | Intel Corporation | Method and apparatus for adaptive black frame insertion |
US8791894B2 (en) | 2009-04-06 | 2014-07-29 | Intel Corporation | Method and apparatus for adaptive black frame insertion |
US8885117B2 (en) | 2011-09-29 | 2014-11-11 | Lg Display Co., Ltd. | Display apparatus having particular display regions |
US20150074489A1 (en) * | 2013-09-06 | 2015-03-12 | Kabushiki Kaisha Toshiba | Semiconductor storage device and memory system |
CN105938702A (en) * | 2015-03-03 | 2016-09-14 | Nlt科技股份有限公司 | Electronic circuit, scanning circuit, display device, and electronic circuit life extending method |
US9886887B2 (en) | 2015-06-26 | 2018-02-06 | Synaptics Japan Gk | Device and method for color reduction with dithering |
US10522068B2 (en) | 2015-06-26 | 2019-12-31 | Synaptics Japan Gk | Device and method for color reduction with dithering |
US20180261142A1 (en) * | 2015-11-04 | 2018-09-13 | Sharp Kabushiki Kaisha | Display device and control method therefor |
US20190005869A1 (en) * | 2017-06-29 | 2019-01-03 | Japan Display Inc. | Image processing device, image processing method and display system |
US10839739B2 (en) * | 2017-06-29 | 2020-11-17 | Japan Display Inc. | Image processing device, image processing method and display system |
Also Published As
Publication number | Publication date |
---|---|
KR20050033038A (en) | 2005-04-08 |
CN100351896C (en) | 2007-11-28 |
JP4601279B2 (en) | 2010-12-22 |
KR100630646B1 (en) | 2006-10-02 |
CN1604179A (en) | 2005-04-06 |
JP2005114773A (en) | 2005-04-28 |
US7315313B2 (en) | 2008-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7315313B2 (en) | Controller/driver for driving display panel | |
KR100558608B1 (en) | Adjusting subpixel intensity values based upon luminance characteristics of the subpixels in liquid crystal displays | |
US7724269B2 (en) | Device for driving a display apparatus | |
JP6122462B2 (en) | Display device | |
JP5177957B2 (en) | Display device and electronic apparatus using the same | |
US6140996A (en) | Display control apparatus | |
US8159440B2 (en) | Controller driver and display apparatus using the same | |
JPH10301545A (en) | Driving method of liquid crystal panel, segment driver, display controller and liquid crystal display device | |
EP1564746B1 (en) | Image memory architecture for achieving high speed access | |
US7327342B2 (en) | Controller/driver for driving display panel | |
JPH08211849A (en) | Display control device | |
KR20090128813A (en) | Method and apparatus for controlling the data write in graphic memory | |
KR20230073404A (en) | Display device and method of driving display device | |
JP5004424B2 (en) | Image processing apparatus and controller driver | |
JP2006330286A (en) | Display device | |
JPH1138939A (en) | Driver, flat display device, and data processor | |
JPH02163792A (en) | Liquid crystal display controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NOSE, TAKASHI;FURIHATA, HIROBUMI;REEL/FRAME:015871/0746 Effective date: 20040924 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025346/0840 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:044928/0001 Effective date: 20150806 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |