US20050140025A1 - Direct attach chip scale package - Google Patents

Direct attach chip scale package Download PDF

Info

Publication number
US20050140025A1
US20050140025A1 US11/065,493 US6549305A US2005140025A1 US 20050140025 A1 US20050140025 A1 US 20050140025A1 US 6549305 A US6549305 A US 6549305A US 2005140025 A1 US2005140025 A1 US 2005140025A1
Authority
US
United States
Prior art keywords
wafer
chip
interposer
backing layer
backing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/065,493
Inventor
Masood Murtuza
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/065,493 priority Critical patent/US20050140025A1/en
Publication of US20050140025A1 publication Critical patent/US20050140025A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73253—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01067—Holmium [Ho]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01087—Francium [Fr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Definitions

  • This invention generally relates to a semiconductor device, and more particularly to a Chip Scale Package for such a device.
  • IC integrated circuits
  • a semiconductor substrate known as a chip
  • silicon chip is typically assembled into a larger package which serves to provide effective enlargement of the distance or pitch between input/output contacts of the silicon making it suitable for attachment to a printed circuit board, and to protect the IC from mechanical and environmental damage.
  • DCA chip
  • Direct chip attach has been most commonly via solder bumps or balls from the input/output (I/O) contacts of the chip interconnecting to the PC Board, and providing both electrical and mechanical connections. Because the materials of the silicon chip and the PC board have different rates of thermal expansion, severe stresses are introduced to the solder connection between the rigid chip and the more thermally expansive board. The stresses caused by the thermal expansion coefficient (CTE) mismatch occur during solder reflow, and as power to the IC is cycled on and off. The stresses typically cause mechanical failure in one or more solder joints, and in turn result in electrical failure of the product.
  • CTE thermal expansion coefficient
  • Chip scale packages were developed to provide an alternative solution to directly attached flip chips devices. These packages (CSP) represent a new miniature type of semiconductor packaging used to address the issues of size, weight, and performance in electronic products, especially those for consumer products such as telephones, pagers, portable computers, video cameras, etc. Standards have not yet been normalized for CSP, and as a result, many variations exist, and several of which are described in “Chip Scale Package”, cited above. In general, the chip is the dominant constituent of a CSP with the area of the package, being no more than 20% greater than the area of the chip itself, but the package has supporting features which make it more robust than direct attachment of a flip chip.
  • the “underfill” process has a number of drawbacks, including but not limited to the following: a tedious and time consuming process which must be accomplished by the IC customer, voids being entrapped under the device which lead to stress related failures, poor adhesion of the underfill to one or more of the components resulting in localized stresses, difficult if not impossible to rework process, and fillets of “underfill” material around the perimeter of the device which consume additional board space.
  • Yet another object of the invention is to provide a CSP having a power or ground plane within the backing layer and contacting the chip backside.
  • a further object of the invention is to provide a CSP or flip chip device which can be removed and replaced after assembly onto a circuit board.
  • the objectives of the invention are accomplished by providing a silicon chip, having the substrate thinned until the chip thickness is in the range of 50 to 250 microns, attaching a backing or cap layer with specific thermal properties to approximate those of a printed circuit board (PCB), and providing solder bump contacts attached to the input/output terminals. Solder bumps are directly attached to input/output terminals of the chip, or are routed through vias in an interposer of a polymeric film attached to the active surface of the chip. The backside of the silicon wafer is reduced in thickness by chemical, mechanical, or chemical-mechanical means, such as are known in the art to provide the chip with a specified thickness.
  • PCB printed circuit board
  • the backing layer comprising an organic, metal or composite material is laminated or molded in sufficient thickness so that the CTE of the combined silicon and backing are a near match to the circuit board, thereby minimizing stress on the solder joints.
  • the perimeter of the backing layer is coincident with that of the chip, thereby forming a real chip scale package.
  • a layer of metal is affixed to the backing layer, electrical contact is made to active elements in the back of the chip, thereby providing a power or ground plane, and allowing improved performance of the circuit at little to no additional cost.
  • the backing layer is fabricated of a thermally conductive material and irregular shape to provide improved thermal dissipation from the chip backside.
  • FIG. 1 is a cross section of a semiconductor device directly attached to a printed circuit board.
  • FIG. 2 illustrates rerouting of chip i/o's to a preselected area array.
  • FIG. 3 is a cross section of an interposer with solder bump contacts.
  • FIG. 4 a is a cross section of a Chip Scale Package of the current invention.
  • FIG. 4 b is a CSP attached to a printed circuit board
  • FIG. 5 is a cross section or a High Performance Chip Scale Package attached to a printed circuit board.
  • FIG. 6 is a cross section or a Chip Scale Package with a heat spreader backing.
  • FIG. 7 a through 7 e are process steps in fabrication of a direct chip attach device of the current invention.
  • FIG. 1 is a cross section of a semiconductor device of the current invention directly attached to a printed wiring board.
  • the device includes a number of novel features which provide a reliable, high performance assemblage, and eliminate the need for polymeric underfill material to mitigate stresses on the solder contacts between the board and the device.
  • the device in FIG. 1 includes an integrated circuit chip 101 , having a first surface 11 and a second surface 12 .
  • the silicon substrate with exposed second surface 12 is thinned to provide a total chip thickness of 50 to 250 microns.
  • Contact between the active or first surface 11 of the chip and a printed circuit board 110 of known art is made by solder balls 102 thermally reflowed to form electrical and mechanical connections.
  • the backing or cap layer 103 is affixed to the second surface 12 of the chip using such techniques as laminating or molding.
  • the design and material properties of the backing layer 103 coupled with the less significant contribution of the thinned silicon chip, approximate the thermal expansion characteristics of a printed circuit board 110 . This feature is in contrast to existing flip chip or chip scale packages in which the thermal properties of the silicon chip are dominant, and the low expansion of the chip versus the much higher expansion of the circuit board results in stresses on the solder joints which in turn require a costly underfill material and process.
  • Silicon chips thinned to 50 to 250 microns provide an unusual approach for packaging semiconductor chips.
  • typically silicon wafers are processed at approximately 0.7 to 0.8 mm thickness, and are thinned to 0.15 to 0.45 mm prior to assembly into packages.
  • silicon is made unusually thin in order to allow the thermal properties of the backing layer or cap to become dominant over the coefficient of thermal expansion (CTE) and elastic modulus of the silicon chip.
  • CTE coefficient of thermal expansion
  • the combined thermal properties of the thin silicon chip and the backing layer result in an effective CTE which is tailored to match or approximate that of the printed circuit board onto which the assemblage is to be attached.
  • the CTE of the silicon chip of the current invention is about 2.3 ⁇ 10-6 in/in and a typical printed wiring board of FR-4 is about 15 ⁇ 10-6 PPM
  • the CTE of the backing layer must slightly exceed that of the PCB. Thickness of the backing required to provide a match to the board is calculated based on chip area, and is generally in the range of 100 to 500 microns.
  • Suitable materials for backing layers are comprised of metals, such as copper, composite materials such as filled polymers and molding compounds, or organic materials. Stress between the silicon and backing is mitigated by a low modulus backing or a compliant adhesive.
  • the backing layer 103 is laminated onto a fully processed silicon wafer having a plurality of integrated circuits.
  • the wafer has been reduced in thickness by chemical, mechanical, or chemical-mechanical means known in the art to the calculated preferred thickness.
  • a backing material formed in the circular shape of the silicon wafer has a thin adhesive on the surface which is mated to the wafer backside. Following lamination of the backing under heat and pressure, the wafer with attached backing is diced into a plurality of CSP devices. Alternately, the backing layer is molded onto the wafer backside using a composite molding compound.
  • the first surface 11 of the silicon chip 101 is protected by a thin film dielectric layer 12 , such as a polyimide or BCB polymer which supports thin metallized interconnecting patterns 13 used to redistribute the chip I/Os 14 to a preferred pitch and pattern of contact pads 15 compatible with the receiving pads on a circuit board.
  • a thin film dielectric layer 12 such as a polyimide or BCB polymer which supports thin metallized interconnecting patterns 13 used to redistribute the chip I/Os 14 to a preferred pitch and pattern of contact pads 15 compatible with the receiving pads on a circuit board.
  • a flexible film interposer 33 having metallized interconnections and redistribution of I/Os is laminated to the first surface 31 of the chip 301 .
  • Conductive vias 314 in the flexible dielectric film 33 provide interconnection between the chip I/Os and the solder balls 315 on the opposite surface of the film.
  • Flexible film interposers 33 are applied either to the wafer, or preferably to the singulated chips, using techniques known in the art of fabricating chip scale packages.
  • Flexible film interposers typically comprise a thermally stable film of the polyimide family with copper interconnections and plated vias.
  • FIG. 4 a is a cross section of the fully fabricated CSP 420 of this invention, including a flexible film interposer 433 attached to the first surface of a thin silicon chip 401 , and a CTE controlling backing or cap layer 403 attached to the second or back surface of the silicon chip.
  • Solder balls 415 are connected to the chip I/Os by conductive vias 414 in the flexible film interposer. Thermal properties of the backing 403 combined with the chip are matched to those of a PCB.
  • Flexible film interposers are sufficiently thin to be negligible in the CTE calculation of the assemblage.
  • the CSP 420 is attached to a printed wiring board 425 .
  • the robust CSP assemblage 420 is readily assembled onto a PCB using automated pick and place equipment known in the industry, and no laborious underfill processing is required, as a result of the CTE match between device and PBC.
  • the semiconductor device may be removed and replaced simply by localized heating to remelt the solder, so long as the metallization on the receiving pad is intact.
  • the ability to rework and replace devices without contamination from foreign materials such as underfill compound provide a major advantage the printed circuit board user over existing technology having underfill material.
  • the integrated circuit chip 501 includes a plurality of active well or trench structures 506 extending 50 microns or more below the first surface 511 of the chip. The water is thinned from the backside to expose those active elements, thereby making it possible for electrical contact to be made by a metallized power or ground plane 513 on the first surface 504 of a backing layer 503 .
  • the metallized plane 513 is brought into contact with the exposed elements 506 of the circuit, and electrical connection is made between the circuits and ground plane by conductive adhesives, or mechanical contact of the surfaces held in compression.
  • a low cost, high performance package with a ground plane is formed on the backing layer by vapor depositing or laminating a thin film of metal.
  • the backing or cap layer 603 of a thermally enhanced CSP 620 may be formed with an array of raised areas which provide a means for improved thermal dissipation.
  • the irregularly shaped backside layer 603 molded from a thermally conductive composite material allows improved thermal dissipation by having an increased surface area for radiation cooling by the ambient, as well as forming channels for air flow.
  • the thermal expansion of the combined silicon and backing layers are matched to that of a printed wiring board.
  • High thermal conductivity backing layers are comprised of molded polymers compounded with such materials as carbon, particulate metallic, or conductive inorganic components.
  • a number of process options exist for fabricating a semiconductor device of the current invention namely a reliable flip chip or CSP package for direct attachment to a printed circuit board.
  • Most of the individual processes and materials of construction are known in the industry, but in the following steps are combined to fabricate a direct chip attach device of the current invention.
  • a semiconductor wafer 700 having a plurality of integrated circuits fabricated on the first surface 711 is backlapped from the second surface 713 to a provide a 50 micron thick wafer 701 by chemical-mechanical polishing technique 750 .
  • a backing layer 720 approximately 0.1 to 0.5 mm thickness, precut to the circular shape and size of the silicon wafer, and having a vapor deposited thin film of gold 721 , in the range of 50 to 100 angstroms thickness is attached to the wafer by a UV sensitive adhesive 703 using UV exposure indicated by arrows 755 .
  • the backing layer comprises a material having an expansion coefficient very near, or slightly greater than that of the PCB, such as a BT resin with expansion coefficient of approximately 16 PPM.
  • the wafer with attached backing or cap layer is diced using a saw 760 or laser technique into a plurality of individual capped chips 702 .
  • the assembled CSPs 705 are cleaned to remove any contamination from the vias and contact pads 74 by a plasma assisted sputtering, and in FIG. 7 e solder balls 710 are positioned on each of the i/o lands 74 on the interposer and attached by thermal reflowing.
  • the wafer having a thin film dielectric with patterned metallization for I/O rerouting as shown in FIG. 2 is thinned as previously described in FIG. 7 a to a thickness of about 100 microns.
  • the wafer is diced using a diamond saw, as illustrated in FIG. 7 c into individual chips.
  • Each chip is positioned in a cavity of a mold press lined with release agent, and molding compound having an expansion coefficient of about 20 PPM is injected into the cavity and forced to cover the backside of each chip.
  • the molded cap is in the range of 0.1 to 0.5 mm thickness.
  • solder balls are positioned on the cleaned I/O lands of the rerouted interconnections on the surface of the chip, and solder heated to reflow.

Abstract

A reliable, chip scale or flip chip semiconductor device which can be directly attached to a PC board without the use of an underfill material to absorb stress on the solder joints interconnecting the device and board is provided by a silicon chip, having the substrate thinned until the chip thickness is in the range of 50 to 250 microns, attaching a backing or cap layer with specific thermal properties to approximate those of a printed circuit board (PCB), and providing solder bump contacts attached to the input/output terminals.

Description

    REFERENCES CITED
  • U.S. Pat. No. 5,160,560
  • Other Publications
  • John H. Lau & Shi-Wei Ricky Lee, Chip Scale Package, Design, Materials, Processes, Reliability and Applications, McGraw-Hill, New York, 1999
    • FIELD OF THE INVENTION
  • This invention generally relates to a semiconductor device, and more particularly to a Chip Scale Package for such a device.
    • BACKGROUND OF THE INVENTION
  • Typically in the electronic component world, integrated circuits (IC's) are fabricated on a semiconductor substrate, known as a chip, and most commonly are made of silicon. The silicon chip is typically assembled into a larger package which serves to provide effective enlargement of the distance or pitch between input/output contacts of the silicon making it suitable for attachment to a printed circuit board, and to protect the IC from mechanical and environmental damage. With the trend moving to more and more features packed into decreasing product envelopes, utilizing ever smaller electronic components to improve upon size and feature densification a constant and formidable challenge is presented to manufacturers of consumer and related articles.
  • Recently the semiconductor industry has introduced reduced package sizes, such as those in area array format Vs more typical peripheral attach of the input and output (I/O) terminals as in lead frame construction. However, the area on the printed circuit board (PCB) occupied by the package is still much larger than the area occupied by the silicon chip. The challenge to reduce size and increase density has been felt by the printed circuit board industry, and as resulted in finer lines and closer pad spacing for IC device contacts.
  • Not only is area of the device of concern, but also the height or thickness, and the overall weight. These issues have been of particular concern to the variety of portable electronic products in use and under development. Integrated circuit chips, as well as the assembled packages have become thinner. There were early concerns that thinning brittle silicon wafers onto which a plurality of chips have been fabricated would lead to an increase in breakage and yield loss. However, these fears were rapidly dispelled as it was realized that thinner wafers were somewhat compliant and were capable of being flexed without breakage. Methods to backlap or grind away the semiconductor substrate were developed for a number of applications. (*) U.S. Pat. No. 5,160,560
  • Many companies have been trying to solve the problem of excessive semiconductor package size, and associated performance loss by directly attaching the chip (DCA) to the board without use of a traditional package. However, they have met with varying degrees of success, and with numerous technical challenges not yet overcome.
  • Direct chip attach has been most commonly via solder bumps or balls from the input/output (I/O) contacts of the chip interconnecting to the PC Board, and providing both electrical and mechanical connections. Because the materials of the silicon chip and the PC board have different rates of thermal expansion, severe stresses are introduced to the solder connection between the rigid chip and the more thermally expansive board. The stresses caused by the thermal expansion coefficient (CTE) mismatch occur during solder reflow, and as power to the IC is cycled on and off. The stresses typically cause mechanical failure in one or more solder joints, and in turn result in electrical failure of the product.
  • Chip scale packages (CSP) were developed to provide an alternative solution to directly attached flip chips devices. These packages (CSP) represent a new miniature type of semiconductor packaging used to address the issues of size, weight, and performance in electronic products, especially those for consumer products such as telephones, pagers, portable computers, video cameras, etc. Standards have not yet been normalized for CSP, and as a result, many variations exist, and several of which are described in “Chip Scale Package”, cited above. In general, the chip is the dominant constituent of a CSP with the area of the package, being no more than 20% greater than the area of the chip itself, but the package has supporting features which make it more robust than direct attachment of a flip chip.
  • Unfortunately, many chip scale packages suffer similar solder fatigue failures as the DCA flip chip devices. To alleviate the problem, and distribute the stresses, a polymeric filler or under-encapsulant is introduced in liquid form by capillary action to surround the solder balls and fill the void between the chip or CSP and a PC board. The “underfill” cures to a rigid form via time, temperature, ultraviolet exposure, or some combination of theseof.
  • The “underfill” process has a number of drawbacks, including but not limited to the following: a tedious and time consuming process which must be accomplished by the IC customer, voids being entrapped under the device which lead to stress related failures, poor adhesion of the underfill to one or more of the components resulting in localized stresses, difficult if not impossible to rework process, and fillets of “underfill” material around the perimeter of the device which consume additional board space.
  • Accordingly, a need exists in the industry for a reliable, true chip scale package which eliminates the need for underfill.
    • SUMMARY OF THE INVENTION
  • It is an object of the invention to provide a reliable, chip scale or flip chip semiconductor device which can be directly attached to a PC board without the use of an underfill material to absorb stress on the solder joints interconnecting the device and board.
  • It is an object of this invention to provide a semiconductor device having a coefficient of thermal expansion approximately equal to that of a printed circuit board, including an integrated circuit chip, and a backing layer.
  • It is also an object of the current invention to provide a true chip scale package having its perimeter equal to that of the semiconductor chip itself.
  • Yet another object of the invention is to provide a CSP having a power or ground plane within the backing layer and contacting the chip backside.
  • It is an object of the invention to provide a true chip scale package win an incorporated heat spreader.
  • It is further an object of the invention to provide a chip scale package with a very thin silicon chip substrate having greater flexibility than conventional thickness of silicon chips, and which is therefore less subject to fracture.
  • A further object of the invention is to provide a CSP or flip chip device which can be removed and replaced after assembly onto a circuit board.
  • The objectives of the invention are accomplished by providing a silicon chip, having the substrate thinned until the chip thickness is in the range of 50 to 250 microns, attaching a backing or cap layer with specific thermal properties to approximate those of a printed circuit board (PCB), and providing solder bump contacts attached to the input/output terminals. Solder bumps are directly attached to input/output terminals of the chip, or are routed through vias in an interposer of a polymeric film attached to the active surface of the chip. The backside of the silicon wafer is reduced in thickness by chemical, mechanical, or chemical-mechanical means, such as are known in the art to provide the chip with a specified thickness. The backing layer comprising an organic, metal or composite material is laminated or molded in sufficient thickness so that the CTE of the combined silicon and backing are a near match to the circuit board, thereby minimizing stress on the solder joints. The perimeter of the backing layer is coincident with that of the chip, thereby forming a real chip scale package.
  • In a high performance embodiment, a layer of metal is affixed to the backing layer, electrical contact is made to active elements in the back of the chip, thereby providing a power or ground plane, and allowing improved performance of the circuit at little to no additional cost.
  • In yet another embodiment, the backing layer is fabricated of a thermally conductive material and irregular shape to provide improved thermal dissipation from the chip backside.
  • The foregoing and other objects, features and advantages of invention will become more apparent from the following detailed description of a preferred embodiment of the invention which proceeds with references to the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross section of a semiconductor device directly attached to a printed circuit board.
  • FIG. 2 illustrates rerouting of chip i/o's to a preselected area array.
  • FIG. 3 is a cross section of an interposer with solder bump contacts.
  • FIG. 4 a is a cross section of a Chip Scale Package of the current invention.
  • FIG. 4 b is a CSP attached to a printed circuit board
  • FIG. 5 is a cross section or a High Performance Chip Scale Package attached to a printed circuit board.
  • FIG. 6 is a cross section or a Chip Scale Package with a heat spreader backing.
  • FIG. 7 a through 7 e are process steps in fabrication of a direct chip attach device of the current invention.
    • DETAILED DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross section of a semiconductor device of the current invention directly attached to a printed wiring board. The device includes a number of novel features which provide a reliable, high performance assemblage, and eliminate the need for polymeric underfill material to mitigate stresses on the solder contacts between the board and the device.
  • The device in FIG. 1 includes an integrated circuit chip 101, having a first surface 11 and a second surface 12. The silicon substrate with exposed second surface 12 is thinned to provide a total chip thickness of 50 to 250 microns. Contact between the active or first surface 11 of the chip and a printed circuit board 110 of known art is made by solder balls 102 thermally reflowed to form electrical and mechanical connections.
  • The backing or cap layer 103 is affixed to the second surface 12 of the chip using such techniques as laminating or molding. The design and material properties of the backing layer 103, coupled with the less significant contribution of the thinned silicon chip, approximate the thermal expansion characteristics of a printed circuit board 110. This feature is in contrast to existing flip chip or chip scale packages in which the thermal properties of the silicon chip are dominant, and the low expansion of the chip versus the much higher expansion of the circuit board results in stresses on the solder joints which in turn require a costly underfill material and process.
  • Silicon chips thinned to 50 to 250 microns provide an unusual approach for packaging semiconductor chips. For comparison, typically silicon wafers are processed at approximately 0.7 to 0.8 mm thickness, and are thinned to 0.15 to 0.45 mm prior to assembly into packages. In the preferred embodiment, silicon is made unusually thin in order to allow the thermal properties of the backing layer or cap to become dominant over the coefficient of thermal expansion (CTE) and elastic modulus of the silicon chip. The combined thermal properties of the thin silicon chip and the backing layer result in an effective CTE which is tailored to match or approximate that of the printed circuit board onto which the assemblage is to be attached.
  • Failure mechanisms in solder joints and the effects of thermal mismatch on solder joints have been discussed and analyzed for a number of years, and based on the preponderance of data, it is known that the thermal properties of the two opposing sides of an assemblage, such as an integrated circuit device and a printed circuit board must either be compensated by a compliant or stress absorbing substance, or the thermal properties of the components must be matched.
  • Given that the CTE of the silicon chip of the current invention is about 2.3×10-6 in/in and a typical printed wiring board of FR-4 is about 15×10-6 PPM, the CTE of the backing layer must slightly exceed that of the PCB. Thickness of the backing required to provide a match to the board is calculated based on chip area, and is generally in the range of 100 to 500 microns. Suitable materials for backing layers are comprised of metals, such as copper, composite materials such as filled polymers and molding compounds, or organic materials. Stress between the silicon and backing is mitigated by a low modulus backing or a compliant adhesive.
  • In a preferred embodiment, the backing layer 103 is laminated onto a fully processed silicon wafer having a plurality of integrated circuits. The wafer has been reduced in thickness by chemical, mechanical, or chemical-mechanical means known in the art to the calculated preferred thickness. A backing material formed in the circular shape of the silicon wafer has a thin adhesive on the surface which is mated to the wafer backside. Following lamination of the backing under heat and pressure, the wafer with attached backing is diced into a plurality of CSP devices. Alternately, the backing layer is molded onto the wafer backside using a composite molding compound.
  • In one embodiment shown in FIG. 2, the first surface 11 of the silicon chip 101 is protected by a thin film dielectric layer 12, such as a polyimide or BCB polymer which supports thin metallized interconnecting patterns 13 used to redistribute the chip I/Os 14 to a preferred pitch and pattern of contact pads 15 compatible with the receiving pads on a circuit board. By redistributing the often irregularly positioned I/O contact pads on the chip 14, an area array having standardized spacing is provided for the pads 15. Interconnection patterning and redistribution of I/Os is included in the wafer processing prior to backlapping or thinning of the wafer.
  • In an alternate embodiment in FIG. 3, a flexible film interposer 33 having metallized interconnections and redistribution of I/Os is laminated to the first surface 31 of the chip 301. Conductive vias 314 in the flexible dielectric film 33 provide interconnection between the chip I/Os and the solder balls 315 on the opposite surface of the film. Flexible film interposers 33 are applied either to the wafer, or preferably to the singulated chips, using techniques known in the art of fabricating chip scale packages. Flexible film interposers typically comprise a thermally stable film of the polyimide family with copper interconnections and plated vias. FIG. 4 a is a cross section of the fully fabricated CSP 420 of this invention, including a flexible film interposer 433 attached to the first surface of a thin silicon chip 401, and a CTE controlling backing or cap layer 403 attached to the second or back surface of the silicon chip. Solder balls 415 are connected to the chip I/Os by conductive vias 414 in the flexible film interposer. Thermal properties of the backing 403 combined with the chip are matched to those of a PCB. Flexible film interposers are sufficiently thin to be negligible in the CTE calculation of the assemblage.
  • In FIG. 4 b, the CSP 420 is attached to a printed wiring board 425. The robust CSP assemblage 420, is readily assembled onto a PCB using automated pick and place equipment known in the industry, and no laborious underfill processing is required, as a result of the CTE match between device and PBC. The semiconductor device may be removed and replaced simply by localized heating to remelt the solder, so long as the metallization on the receiving pad is intact. The ability to rework and replace devices without contamination from foreign materials such as underfill compound provide a major advantage the printed circuit board user over existing technology having underfill material.
  • Integrated circuits are often designed and fabricated with active elements buried well below the surface, and which function more efficiently if those active elements are able to contacted to a power or ground plane directly. In particular, circuits requiring power or ground contact to buried elements are well suited for a CSP device, such as a high performance embodiment of the current invention illustrated FIG. 5. The integrated circuit chip 501 includes a plurality of active well or trench structures 506 extending 50 microns or more below the first surface 511 of the chip. The water is thinned from the backside to expose those active elements, thereby making it possible for electrical contact to be made by a metallized power or ground plane 513 on the first surface 504 of a backing layer 503. The metallized plane 513 is brought into contact with the exposed elements 506 of the circuit, and electrical connection is made between the circuits and ground plane by conductive adhesives, or mechanical contact of the surfaces held in compression. A low cost, high performance package with a ground plane is formed on the backing layer by vapor depositing or laminating a thin film of metal.
  • In yet another embodiment, the backing or cap layer 603 of a thermally enhanced CSP 620 may be formed with an array of raised areas which provide a means for improved thermal dissipation. The irregularly shaped backside layer 603 molded from a thermally conductive composite material, allows improved thermal dissipation by having an increased surface area for radiation cooling by the ambient, as well as forming channels for air flow. As with the previous embodiments, the thermal expansion of the combined silicon and backing layers are matched to that of a printed wiring board. High thermal conductivity backing layers are comprised of molded polymers compounded with such materials as carbon, particulate metallic, or conductive inorganic components.
  • A number of process options exist for fabricating a semiconductor device of the current invention; namely a reliable flip chip or CSP package for direct attachment to a printed circuit board. Most of the individual processes and materials of construction are known in the industry, but in the following steps are combined to fabricate a direct chip attach device of the current invention.
  • In the preferred embodiment, illustrated in FIG. 7 a through 7 e a semiconductor wafer 700 having a plurality of integrated circuits fabricated on the first surface 711 is backlapped from the second surface 713 to a provide a 50 micron thick wafer 701 by chemical-mechanical polishing technique 750. In the next step, shown as FIG. 7 b, a backing layer 720 approximately 0.1 to 0.5 mm thickness, precut to the circular shape and size of the silicon wafer, and having a vapor deposited thin film of gold 721, in the range of 50 to 100 angstroms thickness is attached to the wafer by a UV sensitive adhesive 703 using UV exposure indicated by arrows 755. The backing layer comprises a material having an expansion coefficient very near, or slightly greater than that of the PCB, such as a BT resin with expansion coefficient of approximately 16 PPM. In FIG. 7 c, the wafer with attached backing or cap layer is diced using a saw 760 or laser technique into a plurality of individual capped chips 702.
  • A preformed flex film interposer 733 having perimeter equal to that of the singulated device 702, is aligned to and positioned on first surface of the chip, heat 765 and pressure 766 are applied to laminate the film, and to complete curing of the adhesive to the backing layer, in FIG. 7 d. The assembled CSPs 705 are cleaned to remove any contamination from the vias and contact pads 74 by a plasma assisted sputtering, and in FIG. 7 e solder balls 710 are positioned on each of the i/o lands 74 on the interposer and attached by thermal reflowing.
  • In an alternate embodiment, the wafer having a thin film dielectric with patterned metallization for I/O rerouting as shown in FIG. 2 is thinned as previously described in FIG. 7 a to a thickness of about 100 microns. The wafer is diced using a diamond saw, as illustrated in FIG. 7 c into individual chips. Each chip is positioned in a cavity of a mold press lined with release agent, and molding compound having an expansion coefficient of about 20 PPM is injected into the cavity and forced to cover the backside of each chip. The molded cap is in the range of 0.1 to 0.5 mm thickness. Following ejection from the mold, solder balls are positioned on the cleaned I/O lands of the rerouted interconnections on the surface of the chip, and solder heated to reflow.
  • Detailed descriptions of preferred embodiments are provided herein. It is to be understood that the present invention may be embodied in various forms. Therefore, specific details disclosed herein are not to be interpreted as limiting, but rather as a basis for teaching one skilled in the art to employ the present invention in virtually any appropriate detailed system, structure or manner.

Claims (5)

1-9. (canceled)
10. A method of forming a direct attach semiconductor device including the following steps:
a) providing a semiconductor wafer with a plurality of integrated circuits fabricated on the first surface, and thinning said wafer from the second surface to about 50 to 250 microns thick,
b) laminating a backing layer, comprising a material having an expansion coefficient similar to that of a printed circuit board, onto the second surface of said wafer,
c) dicing said wafer into individual chips,
d) affixing a flex film interposer preformed to the chip size and shape to the active surface of said chip,
e) thermally processing the assemblage to cross-link adhesives of both the backing and interposer layers, and
f) attaching solder balls to input/output lands on the interposer.
11. A method of fabricating a direct attach semiconductor device as in claim 11 wherein a backing layer is molded onto the second surface of said diced chips.
12. A method of fabricating a direct attach semiconductor device wherein an interposer is fabricated on the first surface of said wafer by thin film metallization patterned on a thin film dielectric layer to reroute input/output contacts to a preselected area array,
b) thinning said wafer from the backside to a thickness of 50 to 250 microns,
c) laminating a backing layer comprising a material having an expansion coefficient similar to that of a printed circuit board onto the second surface of said wafer,
d) dicing said wafer into individual chips,
e) thermally processing the assemblage to cross-link adhesives of the backing layer, and
f) attaching solder balls to input/output lands on the interposer.
13. A method of fabricating a direct attach semiconductor device wherein an interposer is fabricated on the first surface of said wafer by thin film metallization patterned on a thin film dielectric layer to reroute input/output contacts to a preselected area array, contacts to a preselected area array,
b) thinning said wafer from the backside to a thickness of 50 to 250 microns,
c) molding a backing layer having an expansion coefficient similar to that of a printed circuit board onto the second surface of said wafer,
d) attaching solder balls to input/output lands on the interposer, and
e) dicing said wafer into individual chips.
US11/065,493 2000-03-16 2005-02-24 Direct attach chip scale package Abandoned US20050140025A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/065,493 US20050140025A1 (en) 2000-03-16 2005-02-24 Direct attach chip scale package

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US18974100P 2000-03-16 2000-03-16
US09/790,946 US6900534B2 (en) 2000-03-16 2001-02-22 Direct attach chip scale package
US11/065,493 US20050140025A1 (en) 2000-03-16 2005-02-24 Direct attach chip scale package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/790,946 Division US6900534B2 (en) 2000-03-16 2001-02-22 Direct attach chip scale package

Publications (1)

Publication Number Publication Date
US20050140025A1 true US20050140025A1 (en) 2005-06-30

Family

ID=22698576

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/790,946 Expired - Lifetime US6900534B2 (en) 2000-03-16 2001-02-22 Direct attach chip scale package
US11/065,493 Abandoned US20050140025A1 (en) 2000-03-16 2005-02-24 Direct attach chip scale package

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/790,946 Expired - Lifetime US6900534B2 (en) 2000-03-16 2001-02-22 Direct attach chip scale package

Country Status (4)

Country Link
US (2) US6900534B2 (en)
EP (1) EP1134804B1 (en)
JP (1) JP2001291801A (en)
AT (1) ATE546834T1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080061448A1 (en) * 2006-09-12 2008-03-13 International Business Machines Corporation System and method for thermal expansion pre-compensated package substrate
US20090152659A1 (en) * 2007-12-18 2009-06-18 Jari Hiltunen Reflowable camera module with improved reliability of solder connections
US20110126409A1 (en) * 2009-11-30 2011-06-02 Jin Su Kim Method of manufacturing printed circuit board
US20110182042A1 (en) * 2007-07-05 2011-07-28 Occam Portfolio Llc Electronic Assemblies without Solder and Methods for their Manufacture
US9385060B1 (en) * 2014-07-25 2016-07-05 Altera Corporation Integrated circuit package with enhanced thermal conduction
US9560771B2 (en) 2012-11-27 2017-01-31 Omnivision Technologies, Inc. Ball grid array and land grid array having modified footprint

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3756689B2 (en) * 1999-02-08 2006-03-15 沖電気工業株式会社 Semiconductor device and manufacturing method thereof
US6841413B2 (en) * 2002-01-07 2005-01-11 Intel Corporation Thinned die integrated circuit package
US20050136640A1 (en) * 2002-01-07 2005-06-23 Chuan Hu Die exhibiting an effective coefficient of thermal expansion equivalent to a substrate mounted thereon, and processes of making same
SG104293A1 (en) 2002-01-09 2004-06-21 Micron Technology Inc Elimination of rdl using tape base flip chip on flex for die stacking
SG115455A1 (en) * 2002-03-04 2005-10-28 Micron Technology Inc Methods for assembly and packaging of flip chip configured dice with interposer
US6975035B2 (en) * 2002-03-04 2005-12-13 Micron Technology, Inc. Method and apparatus for dielectric filling of flip chip on interposer assembly
SG115459A1 (en) * 2002-03-04 2005-10-28 Micron Technology Inc Flip chip packaging using recessed interposer terminals
SG111935A1 (en) 2002-03-04 2005-06-29 Micron Technology Inc Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
SG115456A1 (en) * 2002-03-04 2005-10-28 Micron Technology Inc Semiconductor die packages with recessed interconnecting structures and methods for assembling the same
SG121707A1 (en) 2002-03-04 2006-05-26 Micron Technology Inc Method and apparatus for flip-chip packaging providing testing capability
US20040036170A1 (en) * 2002-08-20 2004-02-26 Lee Teck Kheng Double bumping of flexible substrate for first and second level interconnects
TW200507218A (en) * 2003-03-31 2005-02-16 North Corp Layout circuit substrate, manufacturing method of layout circuit substrate, and circuit module
WO2004113935A2 (en) * 2003-06-20 2004-12-29 The Trustees Of Dartmouth College Test fixture for impedance measurements
WO2005114729A1 (en) * 2004-05-21 2005-12-01 Nec Corporation Semiconductor device and wiring board
US7416923B2 (en) * 2005-12-09 2008-08-26 International Business Machines Corporation Underfill film having thermally conductive sheet
EP1903834A1 (en) * 2006-09-22 2008-03-26 Siemens Audiologische Technik GmbH Hearing device with a magnetic field sensor and method of mounting electronic elements on a circuit
JP2009302427A (en) * 2008-06-17 2009-12-24 Shinko Electric Ind Co Ltd Semiconductor device, and method of manufacturing the same
US10251273B2 (en) * 2008-09-08 2019-04-02 Intel Corporation Mainboard assembly including a package overlying a die directly attached to the mainboard
KR101009103B1 (en) * 2008-10-27 2011-01-18 삼성전기주식회사 A dual face package and a fabricating method for the same
US8278749B2 (en) * 2009-01-30 2012-10-02 Infineon Technologies Ag Integrated antennas in wafer level package
US9070662B2 (en) * 2009-03-05 2015-06-30 Volterra Semiconductor Corporation Chip-scale packaging with protective heat spreader
JP5533350B2 (en) * 2010-06-30 2014-06-25 株式会社デンソー Semiconductor device and manufacturing method thereof
US9520378B2 (en) * 2012-12-21 2016-12-13 Intel Corporation Thermal matched composite die
US20160005679A1 (en) * 2014-07-02 2016-01-07 Nxp B.V. Exposed die quad flat no-leads (qfn) package
US10236245B2 (en) * 2016-03-23 2019-03-19 Dyi-chung Hu Package substrate with embedded circuit
US20170287838A1 (en) 2016-04-02 2017-10-05 Intel Corporation Electrical interconnect bridge
WO2019132965A1 (en) 2017-12-29 2019-07-04 Intel Corporation Microelectronic assemblies
EP3732716A4 (en) * 2017-12-29 2021-12-01 Intel Corporation Microelectronic assemblies
US10879144B2 (en) 2018-08-14 2020-12-29 Texas Instruments Incorporated Semiconductor package with multilayer mold

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5160560A (en) * 1988-06-02 1992-11-03 Hughes Aircraft Company Method of producing optically flat surfaces on processed silicon wafers
US5273940A (en) * 1992-06-15 1993-12-28 Motorola, Inc. Multiple chip package with thinned semiconductor chips
US5627405A (en) * 1995-07-17 1997-05-06 National Semiconductor Corporation Integrated circuit assembly incorporating an anisotropic elecctrically conductive layer
US5814894A (en) * 1995-04-07 1998-09-29 Nitto Denko Corporation Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device
US5883430A (en) * 1996-06-19 1999-03-16 International Business Machines Corporation Thermally enhanced flip chip package
US6137164A (en) * 1998-03-16 2000-10-24 Texas Instruments Incorporated Thin stacked integrated circuit device
US20010012643A1 (en) * 1998-01-18 2001-08-09 Kabushiki Kaisha Toshiba Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same
US6294837B1 (en) * 1997-12-18 2001-09-25 Micron Technology, Inc. Semiconductor interconnect having laser machined contacts
US6365513B1 (en) * 1997-10-01 2002-04-02 Matsushita Electric Industrial Co., Ltd. Method of making a semiconductor device including testing before thinning the semiconductor substrate
US6380621B1 (en) * 1996-05-20 2002-04-30 Hitachi, Ltd. Semiconductor device and manufacturing method thereof
US6465330B1 (en) * 1998-08-18 2002-10-15 Lintec Corporation Method for grinding a wafer back
US20020192927A1 (en) * 1999-01-19 2002-12-19 Fujitsu Limited Semiconductor device production method and apparatus
US20050062135A1 (en) * 2001-12-25 2005-03-24 Takashi Tase Semiconductor device and method for fabricating the same
US6903443B2 (en) * 1997-12-18 2005-06-07 Micron Technology, Inc. Semiconductor component and interconnect having conductive members and contacts on opposing sides

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970000416B1 (en) 1985-05-31 1997-01-09 사이언티픽 이매징 테크놀로지시 이코포레이티드 Silicon wafer reinforcing materials
JP2595719B2 (en) 1989-06-26 1997-04-02 いすゞ自動車株式会社 OHC type valve train
US5308980A (en) * 1991-02-20 1994-05-03 Amber Engineering, Inc. Thermal mismatch accommodated infrared detector hybrid array
JP3114759B2 (en) * 1992-03-13 2000-12-04 富士通株式会社 Semiconductor device
US6023094A (en) 1998-01-14 2000-02-08 National Semiconductor Corporation Semiconductor wafer having a bottom surface protective coating
US6317331B1 (en) 1998-08-19 2001-11-13 Kulicke & Soffa Holdings, Inc. Wiring substrate with thermal insert

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5160560A (en) * 1988-06-02 1992-11-03 Hughes Aircraft Company Method of producing optically flat surfaces on processed silicon wafers
US5273940A (en) * 1992-06-15 1993-12-28 Motorola, Inc. Multiple chip package with thinned semiconductor chips
US5814894A (en) * 1995-04-07 1998-09-29 Nitto Denko Corporation Semiconductor device, production method thereof, and tape carrier for semiconductor device used for producing the semiconductor device
US5627405A (en) * 1995-07-17 1997-05-06 National Semiconductor Corporation Integrated circuit assembly incorporating an anisotropic elecctrically conductive layer
US6380621B1 (en) * 1996-05-20 2002-04-30 Hitachi, Ltd. Semiconductor device and manufacturing method thereof
US5883430A (en) * 1996-06-19 1999-03-16 International Business Machines Corporation Thermally enhanced flip chip package
US6365513B1 (en) * 1997-10-01 2002-04-02 Matsushita Electric Industrial Co., Ltd. Method of making a semiconductor device including testing before thinning the semiconductor substrate
US6294837B1 (en) * 1997-12-18 2001-09-25 Micron Technology, Inc. Semiconductor interconnect having laser machined contacts
US6903443B2 (en) * 1997-12-18 2005-06-07 Micron Technology, Inc. Semiconductor component and interconnect having conductive members and contacts on opposing sides
US20010012643A1 (en) * 1998-01-18 2001-08-09 Kabushiki Kaisha Toshiba Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same
US6137164A (en) * 1998-03-16 2000-10-24 Texas Instruments Incorporated Thin stacked integrated circuit device
US6465330B1 (en) * 1998-08-18 2002-10-15 Lintec Corporation Method for grinding a wafer back
US20020192927A1 (en) * 1999-01-19 2002-12-19 Fujitsu Limited Semiconductor device production method and apparatus
US20050062135A1 (en) * 2001-12-25 2005-03-24 Takashi Tase Semiconductor device and method for fabricating the same

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080061448A1 (en) * 2006-09-12 2008-03-13 International Business Machines Corporation System and method for thermal expansion pre-compensated package substrate
US20110182042A1 (en) * 2007-07-05 2011-07-28 Occam Portfolio Llc Electronic Assemblies without Solder and Methods for their Manufacture
US20090152659A1 (en) * 2007-12-18 2009-06-18 Jari Hiltunen Reflowable camera module with improved reliability of solder connections
US20100171192A1 (en) * 2007-12-18 2010-07-08 Jari Hiltunen Reflowable Camera Module With Improved Reliability Of Solder Connections
US7911019B2 (en) 2007-12-18 2011-03-22 Omnivision Technologies, Inc. Reflowable camera module with improved reliability of solder connections
TWI383476B (en) * 2007-12-18 2013-01-21 Omnivision Tech Inc A packaged camera module with improved reliability of solder joint connections without an underfill encapsulant and method of the same
US20110126409A1 (en) * 2009-11-30 2011-06-02 Jin Su Kim Method of manufacturing printed circuit board
US8800137B2 (en) * 2009-11-30 2014-08-12 Samsung Electro-Mechanics Co., Ltd. Method of manufacturing printed circuit board
US9560771B2 (en) 2012-11-27 2017-01-31 Omnivision Technologies, Inc. Ball grid array and land grid array having modified footprint
US9385060B1 (en) * 2014-07-25 2016-07-05 Altera Corporation Integrated circuit package with enhanced thermal conduction

Also Published As

Publication number Publication date
JP2001291801A (en) 2001-10-19
ATE546834T1 (en) 2012-03-15
EP1134804A3 (en) 2003-08-06
EP1134804B1 (en) 2012-02-22
US6900534B2 (en) 2005-05-31
US20010048157A1 (en) 2001-12-06
EP1134804A2 (en) 2001-09-19

Similar Documents

Publication Publication Date Title
US6900534B2 (en) Direct attach chip scale package
US6518089B2 (en) Flip chip semiconductor device in a molded chip scale package (CSP) and method of assembly
JP4343296B2 (en) Manufacturing method of semiconductor device
EP1354351B1 (en) Direct build-up layer on an encapsulated die package
US6724080B1 (en) Heat sink with elevated heat spreader lid
TWI529878B (en) Hybrid thermal interface material for ic packages with integrated heat spreader
US7348218B2 (en) Semiconductor packages and methods of manufacturing thereof
US5610442A (en) Semiconductor device package fabrication method and apparatus
KR100269528B1 (en) High performance, low cost multi-chip module package
US20030214049A1 (en) Heat dissipating flip-chip ball grid array
US20030227077A1 (en) Microelectronic package having a bumpless laminated interconnection layer
US11031259B2 (en) Method of manufacturing an electronic device and electronic device manufactured thereby
US7605020B2 (en) Semiconductor chip package
EP1172851A2 (en) Semiconductor device having heat spreader attached thereto and method of manufacturing the same
JP2009033153A (en) Interconnecting structure for semiconductor device package and method of the same
JP3291289B2 (en) Electronic component manufacturing method
TW200901396A (en) Semiconductor device package having chips
US6757968B2 (en) Chip scale packaging on CTE matched printed wiring boards
US20210050275A1 (en) Fan-out semiconductor package structure and packaging method thereof
US20110298124A1 (en) Semiconductor Structure
US6266249B1 (en) Semiconductor flip chip ball grid array package
TW202217988A (en) Semiconductor device and method of manufacture
TWI393197B (en) Chip package
JP2003297977A (en) Method for producing electronic component
US20050082650A1 (en) Integrated circuit packaging system

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION