US20050217574A1 - Fixture and method for uniform electroless metal deposition on integrated circuit bond pads - Google Patents

Fixture and method for uniform electroless metal deposition on integrated circuit bond pads Download PDF

Info

Publication number
US20050217574A1
US20050217574A1 US11/137,013 US13701305A US2005217574A1 US 20050217574 A1 US20050217574 A1 US 20050217574A1 US 13701305 A US13701305 A US 13701305A US 2005217574 A1 US2005217574 A1 US 2005217574A1
Authority
US
United States
Prior art keywords
wafers
rollers
plating
motion
bond pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/137,013
Inventor
Gonzalo Amador
Roger Stierman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/137,013 priority Critical patent/US20050217574A1/en
Publication of US20050217574A1 publication Critical patent/US20050217574A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601—Process or apparatus
    • C23C18/1619—Apparatus for electroless plating
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C18/00—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating
    • C23C18/16—Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating; Contact plating by reduction or substitution, e.g. electroless plating
    • C23C18/1601—Process or apparatus
    • C23C18/1633—Process of electroless plating
    • C23C18/1655—Process features
    • C23C18/1664—Process features with additional means during the plating process
    • C23C18/1669—Agitation, e.g. air introduction
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01011—Sodium [Na]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Definitions

  • the present invention is related in general to the field of semiconductor devices and processes and more specifically to a fixture and process for electroless plating bondable metal caps onto bond pads of integrated circuits having copper interconnecting metallization.
  • Copper has to be shielded from diffusing into the silicon base material of the ICs in order to protect the circuits from the carrier lifetime killing characteristic of copper atoms positioned in the silicon lattice.
  • the formation of thin copper(I)oxide films during the manufacturing process flow has to be prevented, since these films severely inhibit reliable attachment of bonding wires, especially for conventional gold-wire ball bonding.
  • copper oxide films overlying metallic copper cannot easily be broken by a combination of thermocompression and ultrasonic energy applied in the bonding process. As further difficulty, bare copper bond pads are susceptible to corrosion.
  • the fabrication cost of the aluminum cap is higher than desired, since the process requires additional steps for depositing metal, patterning, etching, and cleaning.
  • the cap must be thick enough to prevent copper from diffusing through the cap metal and possibly poisoning the IC transistors.
  • the aluminum used for the cap is soft and thus gets severely damaged by the markings of the multiprobe contacts in electrical testing. This damage, in turn, becomes so dominant in the ever decreasing size of the bond pads that the subsequent ball bond attachment is no longer reliable.
  • a low-cost structure and method for capping the copper bond pads of copper-metallized ICs has been disclosed on U.S. Patent Application No. 60/183,405, filed on 18 Feb. 2000.
  • the present invention is related to that application.
  • the structure provides a metal layer plated onto the copper, which impedes the up-diffusion of copper.
  • nickel is a preferred choice.
  • This layer is topped by a bondable metal layer, which also impedes the up-diffusion of the barrier metal.
  • gold is a preferred choice.
  • Metallurgical connections can then be performed by conventional wire bonding.
  • the plating method should be flexible enough to be applied for different IC product families and a wide spectrum of design and process variations. Preferably, these innovations should be accomplished while shortening production cycle time and increasing throughput, and without the need of expensive additional manufacturing equipment.
  • the present invention discloses a method and an apparatus for uniform electroless plating of layers onto exposed metallizations in integrated circuits such as bond pads.
  • the apparatus provides means for holding a plurality of wafers, and rotating each wafer at constant speed and synchronous within the plurality.
  • Immersed in a plating solution flowing in substantially laminar motion and at constant speed the method creates periodic superposition relative of directions and speeds of the motion of the wafers and the motion of the plating solution.
  • the invention creates periodically changing wafer portions where the directions and speeds are additive and where the directions and speeds are opposed and subtractive. Consequently, highly uniformly layers are electrolessly plated onto the exposed metallizations of bond pads. If the plated layers are bondable metals, the process transforms otherwise unbondable bond pad metallization into bondable pads.
  • the present invention is related to high density and high speed ICs with copper interconnecting metallization, especially those having high numbers of copper metallized inputs/outputs, or “bond pads”. These circuits can be found in many device families such as processors, digital and analog devices, logic devices, high frequency and high power devices, and in both large and small area chip categories.
  • Another aspect of the invention is to deposit the bond pad metal caps by the self-defining process of electroless plating, thus avoiding costly photolithographic and alignment techniques.
  • Another aspect of the invention is to accomplish the control and stability needed for successful electroless metal deposition.
  • Another aspect of the invention is to advance the process and reliability of wafer-level multi-probing by eliminating probe marks and subsequent bonding difficulties.
  • Another object of the invention is to provide design and process concepts which are flexible so that they can be applied to many families of semiconductor products, and are general so that they can be applied to several generations of products.
  • Another object of the invention is to use only designs and processes most commonly employed and accepted in the fabrication of IC devices, thus avoiding the cost of new capital investment and using the installed fabrication equipment base.
  • an apparatus for uniform electroless plating of layers onto exposed metallizations in integrated circuits, such as bond pads, which are positioned on the active surface of semiconductor wafers.
  • the apparatus is suitable for simultaneous processing of a plurality of wafers. It provides rotation at constant speed synchronously to the wafers and thus creates relative motion, between the wafers and the chemical solution of a plating bath.
  • a plating apparatus which combines the rotation of the wafers with the laminar motion at constant speed of the plating solution.
  • the superposition of rotational and laminar motions and the resulting periodic changes of direction and speed create periodically changing wafer portions where the speeds are additive and where the speeds are subtractive.
  • the resulting controlled electroless deposition of metal creates uniformly plated layers.
  • the various metal layers are deposited by electroless plating, thus avoiding the need for expensive photolithographic definition steps.
  • FIG. 1 is a schematic side view of the first embodiment of the invention, the apparatus for controlled electroless plating including a plurality of integrated circuit wafers.
  • FIG. 2 is a schematic end view of the first embodiment of the invention, the apparatus for controlled electroless plating.
  • FIG. 3 is a schematic composite side view and cross section of the second embodiment of the invention, the plating tank and apparatus for controlled electroless plating.
  • FIG. 4 is a schematic composite end view and cross section of the second embodiment of the invention, the plating tank and apparatus for controlled electroless plating.
  • FIG. 1 shows a side view of the apparatus for controlled electroless plating of uniform metal layers onto exposed metallizations on a plurality of integrated circuit (IC) wafers 101 .
  • IC integrated circuit
  • the wafers 101 are held approximately parallel to each other at predetermined distances 102 .
  • a typical distance is in the range from about 5 to 10 mm and thus several times wider than the thickness of a wafer (about 0.25 to 0.75 mm).
  • the wafers are loosely held in grooves 103 of rollers.
  • two rollers are shown, the bottom roller 105 and the capture roller 104 .
  • rollers are made of chemically inert plastic material such as polypropylene. Instead of grooved rollers, toothed rollers may be used. A practical groove is about 2 to 5 mm deep. In the preferred embodiments, there are three rollers (see FIG. 2 ) employed to contain the wafers.
  • rollers can be set in rotational motion by their respective driven gears 104 a and 105 a , which are driven by a central sun gear 110 (partially obscured in FIG. 1 , but fully visible in FIG. 2 ).
  • the turning sun gear 110 drives all rollers at the same speed. Consequently, all wafers 101 , contained in the roller grooves 103 and held in secure contact with the roller material by their weight, are rotating in unison at constant speed and in synchronous manner.
  • preferred rotation speeds are in the range of about 0.5 to 5 rpm.
  • fixture 100 is displayed in a schematic end view. All three rollers are indicated by their respective driven gears 104 a , 105 a and 106 a .
  • the position of a 200 mm IC wafer is indicated by dashed line 101 a .
  • one of the rollers in FIGS. 1 and 2 , the capture roller 104 ) has a handle 104 b fixed to a pivot arm 201 so that the roller 104 can be swung sidewise manually.
  • the closed position is indicated by solid lines for pivot arm 201 and driven gear 104 b , the opened position by dashed lines.
  • FIGS. 3 and 4 show schematically the cross section through a plating tank filled by the liquid plating solution 302 up to the surface 302 a of the solution.
  • the plating tank has an outer wall 301 a and an inner wall 301 b , separated by a gap 303 , which enables the reflow of the liquid.
  • arrows indicate the flow of the liquid solution.
  • the solution enters the tank from the bottom (arrows 310 ), moves in laminar flow at constant speed upward (for example, at a speed of 20 cm/min) through the tank, and exits from the tank surface (arrows 311 ) by overflowing into the reflow gap 303 . After reaching the tank bottom, the flow cycle begins anew.
  • FIGS. 3 and 4 Further shown in FIGS. 3 and 4 is the apparatus/fixture for holding a plurality of wafers, explained in FIGS. 1 and 2 .
  • the fixture is illustrated in side view 320 as in FIG. 1 ; in FIG. 4 , the fixture is illustrated in end view 420 as in FIG. 2 .
  • the fixture is loaded with a batch of wafers 321 , contained on their side edges while their active and passive surfaces covered by a protective resist are exposed to the plating solution (the passive surfaces are covered by a protective resist).
  • the plating solution flows substantially parallel to the active surfaces of the wafers contained in the fixture.
  • the direction and speed of the laminarly moving solution is superposed by another relative motion.
  • This additional relative motion is generated by the rotation at constant speed of the wafers held in the fixture (the fixture causes the wafers to move synchronously with each other).
  • a periodic superposition of directions and speeds is achieved between the motion of the wafers and the motion of the solution, resulting in periodically changing wafer portions where the directions and speeds are additive and where the directions and speeds are opposed and subtractive.
  • This periodic relative motion in changing directions between the plating solution and the rotating wafers is crucial for creating uniformly plated layers on exposed metallizations of the active wafer surfaces by controlled electroless deposition.
  • the preferred electroless process flow used for plating uniform metal layers as caps onto exposed copper metallizations such as bond pads of ICs positioned on the active surface of semiconductor wafers has the following steps.
  • the example is chosen for fabricating a cap consisting of two metal layers.
  • the invention can be applied to IC bond pad metallizations other than copper, which are difficult or impossible to bond by conventional ball or wedge bonding techniques, such as alloys of refractory metals and noble metals.
  • the invention applies to immersion plating and autocatalytic plating. A sequence of these plating techniques is particularly useful for electroless plating of gold layers.
  • the invention provides for easy control of the uniformity of plated layers by modifying individually the flow speed of the plating solution or the rotation speed of the wafers, even in the course of one plating deposition. It is therefore intended that the appended claims encompass any such modifications or embodiments.

Abstract

A method and an apparatus for uniform electroless plating of layers onto exposed metallizations in integrated circuits such as bond pads. The apparatus provides means for holding a plurality of wafers, and rotating each wafer at constant speed and synchronous within the plurality. Immersed in a plating solution flowing in substantially laminar motion and at constant speed, the method creates periodic superposition of directions and speeds of the motion of the wafers and the motion of the plating solution. The invention creates periodically changing wafer portions where the directions and speeds are additive and where the directions and speeds are opposed and subtractive. Consequently, highly uniformly layers are electrolessly plated onto the exposed metallizations of bond pads. If the plated layers are bondable metals, the process transforms otherwise unbondable pad metallization into bondable pads.

Description

    FIELD OF THE INVENTION
  • The present invention is related in general to the field of semiconductor devices and processes and more specifically to a fixture and process for electroless plating bondable metal caps onto bond pads of integrated circuits having copper interconnecting metallization.
    • DESRCIPTION OF THE RELATED ART
  • In integrated circuits (IC) technology, pure or doped aluminum has been the metallization of choice for interconnection and bond pads for more than four decades. Main advantages of aluminum include ease of deposition and patterning. Further, the technology of bonding wires made of gold, copper, or aluminum to the aluminum bond pads has been developed to a high level of automation, miniaturization, and reliability. Examples of the high technical standard of wire bonding to aluminum can be found in U.S. Pat. No. 5,455,195, issued on Oct. 3, 1995 (Ramsey et al., “Method for Obtaining Metallurgical Stability in Integrated Circuit Conductive Bonds”); U.S. Pat. No. 5,244,140, issued on Sep. 14, 1993 (Ramsey et al., “Ultrasonic Bonding Process Beyond 125 kHz”); U.S. Pat. No. 5,201,454, issued on Apr. 13, 1993 (Alfaro et al., “Process for Enhanced Intermetallic Growth in IC Interconnections”); and U.S. Pat. No. 5,023,697, issued on Jun. 11, 1991 (Tsumura, “Semiconductor Device with Copper Wire Ball Bonding”).
  • In the continuing trend to miniaturize the ICs, the RC time constant of the interconnection between active circuit elements increasingly dominates the achievable IC speed-power product. Consequently, the relatively high resistivity of the interconnecting aluminum now appears inferior to the lower resistivity of metals such as copper. Further, the pronounced sensitivity of aluminum to electromigration is becoming a serious obstacle. Consequently, there is now a strong drive in the semiconductor industry to employ copper as the preferred interconnecting metal, based on its higher electrical conductivity and lower electromigration sensitivity. From the standpoint of the mature aluminum interconnection technology, however, this shift to copper is a significant technological challenge.
  • Copper has to be shielded from diffusing into the silicon base material of the ICs in order to protect the circuits from the carrier lifetime killing characteristic of copper atoms positioned in the silicon lattice. For bond pads made of copper, the formation of thin copper(I)oxide films during the manufacturing process flow has to be prevented, since these films severely inhibit reliable attachment of bonding wires, especially for conventional gold-wire ball bonding. In contrast to aluminum oxide films overlying metallic aluminum, copper oxide films overlying metallic copper cannot easily be broken by a combination of thermocompression and ultrasonic energy applied in the bonding process. As further difficulty, bare copper bond pads are susceptible to corrosion.
  • In order to overcome these problems, a process has been disclosed to cap the clean copper bond pad with a layer of aluminum and thus re-construct the traditional situation of an aluminum pad to be bonded by conventional gold-wire ball bonding. A suitable bonding process is described in U.S. Pat. No. 5,785,236, issued on Jul. 28, 1998 (Cheung et al., “Advanced Copper Interconnect System that is Compatible with Existing IC Wire Bonding Technology”). The described approach, however, has several shortcomings.
  • First, the fabrication cost of the aluminum cap is higher than desired, since the process requires additional steps for depositing metal, patterning, etching, and cleaning. Second, the cap must be thick enough to prevent copper from diffusing through the cap metal and possibly poisoning the IC transistors. Third, the aluminum used for the cap is soft and thus gets severely damaged by the markings of the multiprobe contacts in electrical testing. This damage, in turn, becomes so dominant in the ever decreasing size of the bond pads that the subsequent ball bond attachment is no longer reliable.
  • A low-cost structure and method for capping the copper bond pads of copper-metallized ICs has been disclosed on U.S. Patent Application No. 60/183,405, filed on 18 Feb. 2000. The present invention is related to that application. The structure provides a metal layer plated onto the copper, which impedes the up-diffusion of copper. Of several possibilities, nickel is a preferred choice. This layer is topped by a bondable metal layer, which also impedes the up-diffusion of the barrier metal. Of several possibilities, gold is a preferred choice. Metallurgical connections can then be performed by conventional wire bonding.
  • It is difficult, though, to plate these bond pad caps uniformly in electroless deposition systems, because electroless deposition is affected by local reactant concentrations and by the agitation velocities of the aqueous solution. Deposition depletes the reactants in areas around the bond pads. Increasing the agitation of the solution only exacerbates the deposition non-uniformity, which is influenced by the flow direction of the solution. The problem is further complicated when a whole batch of wafers is to be plated simultaneously in order to reduce cost, since known control methods have been applied only to process single wafers under applied electrical bias. See, for example, U.S. Pat. No. 5,024,746, issued Jun. 18, 1991, and U.S. Pat. No. 4,931,149, issued Jun. 5, 1990 (Stierman et al., “Fixture and a Method for Plating Contact Bumps for Integrated Circuits”).
  • An urgent need has arisen for a reliable method of plating metal caps over copper bond pads which combines minimum fabrication cost with maximum plating control of all layers to be deposited. The plating method should be flexible enough to be applied for different IC product families and a wide spectrum of design and process variations. Preferably, these innovations should be accomplished while shortening production cycle time and increasing throughput, and without the need of expensive additional manufacturing equipment.
    • SUMMARY OF THE INVENTION
  • The present invention discloses a method and an apparatus for uniform electroless plating of layers onto exposed metallizations in integrated circuits such as bond pads. The apparatus provides means for holding a plurality of wafers, and rotating each wafer at constant speed and synchronous within the plurality. Immersed in a plating solution flowing in substantially laminar motion and at constant speed, the method creates periodic superposition relative of directions and speeds of the motion of the wafers and the motion of the plating solution. The invention creates periodically changing wafer portions where the directions and speeds are additive and where the directions and speeds are opposed and subtractive. Consequently, highly uniformly layers are electrolessly plated onto the exposed metallizations of bond pads. If the plated layers are bondable metals, the process transforms otherwise unbondable bond pad metallization into bondable pads.
  • The present invention is related to high density and high speed ICs with copper interconnecting metallization, especially those having high numbers of copper metallized inputs/outputs, or “bond pads”. These circuits can be found in many device families such as processors, digital and analog devices, logic devices, high frequency and high power devices, and in both large and small area chip categories.
  • It is an aspect of the present invention to be applicable to bond pad area reduction and thus to be in support of the shrinking of IC chips. Consequently, the invention helps to alleviate the space constraint of continually shrinking applications such as cellular communication, pagers, hard disk drives, laptop computers and medical instrumentation.
  • Another aspect of the invention is to deposit the bond pad metal caps by the self-defining process of electroless plating, thus avoiding costly photolithographic and alignment techniques.
  • Another aspect of the invention is to accomplish the control and stability needed for successful electroless metal deposition.
  • Another aspect of the invention is to advance the process and reliability of wafer-level multi-probing by eliminating probe marks and subsequent bonding difficulties.
  • Another object of the invention is to provide design and process concepts which are flexible so that they can be applied to many families of semiconductor products, and are general so that they can be applied to several generations of products.
  • Another object of the invention is to use only designs and processes most commonly employed and accepted in the fabrication of IC devices, thus avoiding the cost of new capital investment and using the installed fabrication equipment base.
  • These objects have been achieved by the teachings of the invention concerning selection criteria, process flows and controls suitable for mass production. Various modifications have been successfully employed to satisfy the requirements of different plating solutions.
  • In the first embodiment of the invention, an apparatus is disclosed for uniform electroless plating of layers onto exposed metallizations in integrated circuits, such as bond pads, which are positioned on the active surface of semiconductor wafers. The apparatus is suitable for simultaneous processing of a plurality of wafers. It provides rotation at constant speed synchronously to the wafers and thus creates relative motion, between the wafers and the chemical solution of a plating bath.
  • In the second embodiment of the invention, a plating apparatus is disclosed which combines the rotation of the wafers with the laminar motion at constant speed of the plating solution. The superposition of rotational and laminar motions and the resulting periodic changes of direction and speed create periodically changing wafer portions where the speeds are additive and where the speeds are subtractive. The resulting controlled electroless deposition of metal creates uniformly plated layers.
  • In all preferred embodiments, the various metal layers are deposited by electroless plating, thus avoiding the need for expensive photolithographic definition steps.
  • The technical advances represented by the invention, as well as the aspects thereof, will become apparent from the following description of the preferred embodiments of the invention, when considered in conjunction with the accompanying drawings and the novel features set forth in the appended claims.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a schematic side view of the first embodiment of the invention, the apparatus for controlled electroless plating including a plurality of integrated circuit wafers.
  • FIG. 2 is a schematic end view of the first embodiment of the invention, the apparatus for controlled electroless plating.
  • FIG. 3 is a schematic composite side view and cross section of the second embodiment of the invention, the plating tank and apparatus for controlled electroless plating.
  • FIG. 4 is a schematic composite end view and cross section of the second embodiment of the invention, the plating tank and apparatus for controlled electroless plating.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Illustrating the first embodiment of the invention, generally designated 100, FIG. 1 shows a side view of the apparatus for controlled electroless plating of uniform metal layers onto exposed metallizations on a plurality of integrated circuit (IC) wafers 101. Usually, there are 10 to 30 wafers in a batch. In the fixture 100, the wafers 101 are held approximately parallel to each other at predetermined distances 102. A typical distance is in the range from about 5 to 10 mm and thus several times wider than the thickness of a wafer (about 0.25 to 0.75 mm). At their rims, the wafers are loosely held in grooves 103 of rollers. In FIG. 1, two rollers are shown, the bottom roller 105 and the capture roller 104. The rollers are made of chemically inert plastic material such as polypropylene. Instead of grooved rollers, toothed rollers may be used. A practical groove is about 2 to 5 mm deep. In the preferred embodiments, there are three rollers (see FIG. 2) employed to contain the wafers.
  • It is an essential feature of the invention that the rollers can be set in rotational motion by their respective driven gears 104 a and 105 a, which are driven by a central sun gear 110 (partially obscured in FIG. 1, but fully visible in FIG. 2). With this feature, the turning sun gear 110 drives all rollers at the same speed. Consequently, all wafers 101, contained in the roller grooves 103 and held in secure contact with the roller material by their weight, are rotating in unison at constant speed and in synchronous manner. For wafers of 200 mm diameter, preferred rotation speeds are in the range of about 0.5 to 5 rpm.
  • In FIG. 2, fixture 100 is displayed in a schematic end view. All three rollers are indicated by their respective driven gears 104 a, 105 a and 106 a. The position of a 200 mm IC wafer is indicated by dashed line 101 a. For practical ease of loading and unloading of the wafers, one of the rollers (in FIGS. 1 and 2, the capture roller 104) has a handle 104 b fixed to a pivot arm 201 so that the roller 104 can be swung sidewise manually. In FIG. 2, the closed position is indicated by solid lines for pivot arm 201 and driven gear 104 b, the opened position by dashed lines.
  • Illustrating the second embodiment of the invention, generally designated 300, as well as the process for electroless plating, FIGS. 3 and 4 show schematically the cross section through a plating tank filled by the liquid plating solution 302 up to the surface 302 a of the solution. The plating tank has an outer wall 301 a and an inner wall 301 b, separated by a gap 303, which enables the reflow of the liquid. In FIGS. 3 and 4, arrows indicate the flow of the liquid solution. As can be seen, the solution enters the tank from the bottom (arrows 310), moves in laminar flow at constant speed upward (for example, at a speed of 20 cm/min) through the tank, and exits from the tank surface (arrows 311) by overflowing into the reflow gap 303. After reaching the tank bottom, the flow cycle begins anew.
  • Further shown in FIGS. 3 and 4 is the apparatus/fixture for holding a plurality of wafers, explained in FIGS. 1 and 2. In FIG. 3, the fixture is illustrated in side view 320 as in FIG. 1; in FIG. 4, the fixture is illustrated in end view 420 as in FIG. 2. As can be seen from FIG. 3, the fixture is loaded with a batch of wafers 321, contained on their side edges while their active and passive surfaces covered by a protective resist are exposed to the plating solution (the passive surfaces are covered by a protective resist).
  • On its laminar flow from the bottom to the surface of the tank, the plating solution flows substantially parallel to the active surfaces of the wafers contained in the fixture. In order to control the electroless plating process and achieve uniform metal layer deposition, it is an essential feature of the present invention that the direction and speed of the laminarly moving solution is superposed by another relative motion. This additional relative motion is generated by the rotation at constant speed of the wafers held in the fixture (the fixture causes the wafers to move synchronously with each other). With this additional motion, a periodic superposition of directions and speeds is achieved between the motion of the wafers and the motion of the solution, resulting in periodically changing wafer portions where the directions and speeds are additive and where the directions and speeds are opposed and subtractive.
  • This periodic relative motion in changing directions between the plating solution and the rotating wafers is crucial for creating uniformly plated layers on exposed metallizations of the active wafer surfaces by controlled electroless deposition.
  • The preferred electroless process flow used for plating uniform metal layers as caps onto exposed copper metallizations such as bond pads of ICs positioned on the active surface of semiconductor wafers has the following steps. The example is chosen for fabricating a cap consisting of two metal layers.
      • Step 1: Coating the passive surface of the IC wafers with resist using a spin-on technique. This coat will prevent accidental metal deposition on the passive surface of the wafers.
      • Step 2: Baking the resist, typically at 110° C. for a time period of about 30 toe 60 minutes.
      • Step 3: Cleaning of the exposed bond pad copper surface using a plasma ashing process for about 2 minutes.
      • Step 4: Loading the wafers into the apparatus/fixture described above for controlled electroless plating.
      • Step 5: Cleaning by immersing the wafers, having the exposed copper of the bond pads, in a solution of sulfuric acid, nitric acid, or any other acid, for about 50 to 60 seconds.
      • Step 6: Rinsing in overflow rinser for about 100 to 180 seconds.
      • Step 7: Immersing the wafers in a catalytic metal chloride solution, such as palladium chloride, for about 40 to 80 seconds. This step “activates” the copper surface, i.e., a layer of seed metal (such as palladium) is deposited onto the clean non-oxidized copper surface.
      • Step 8: Rinsing in dump rinser for about 100 to 180 seconds.
      • Step 9: Initiating laminar motion at constant speed of first electroless plating solution in plating tank. If nickel is to be plated, the solution consists of an aqueous solution of a nickel salt, such as nickel chloride, sodium hypo-phosphite, buffers, complexors, accelerators, stabilizers moderators, and wetting agents.
      • Step 10: Immersing the wafers into the electroless plating solution. The solution, flowing in laminar motion at constant speed, flows substantially parallel to the active surface of the wafers.
      • Step 11: Initiating rotation of wafers at constant speed and synchronously with each other, initiating superposition of directions and speeds of the waver motion and the solution motion.
      • Step 12: Plating layer electrolessly. If a nickel layer is to be plated, plating between 150 and 180 seconds will deposit about 0.4 to 0.6 μm thick nickel layer.
      • Step 13: Stopping rotation of wafers.
      • Step 14: Removing wafers from plating solution.
      • Step 15: Rinsing in dump rinser for about 100 to 180 seconds.
      • Step 16: Repeating Steps 9 through 15 for second electroless plating solution, varying composition of solution and plating time according to metal-to-be-plated.
      • Step 17: Repeating Steps 9 through 15 for third electroless plating solution, varying composition of solution and plating time according to metal-to-be-plated.
      • Step 18: Stripping wafer protection resist from passive surface of wafers for about 8 to 12 minutes.
      • Step 19: Spin rinsing and drying for about 6 to 8 minutes.
  • While this invention has been described in reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. As an example, the invention can be applied to IC bond pad metallizations other than copper, which are difficult or impossible to bond by conventional ball or wedge bonding techniques, such as alloys of refractory metals and noble metals. As another example, the invention applies to immersion plating and autocatalytic plating. A sequence of these plating techniques is particularly useful for electroless plating of gold layers. As another example, the invention provides for easy control of the uniformity of plated layers by modifying individually the flow speed of the plating solution or the rotation speed of the wafers, even in the course of one plating deposition. It is therefore intended that the appended claims encompass any such modifications or embodiments.

Claims (7)

1-5. (canceled)
6. An apparatus for controlled electroless plating uniform layers onto exposed metallizations in integrated circuits positioned on the active surface of semiconductor wafers, comprising:
means for holding a plurality of said wafers approximately parallel to each other at pre-determined distances;
means for rotating each wafer of said plurality;
means for electroless plating in a solution flowing substantially in laminar motion at constant speed substantially parallel to said active surface of said wafers; and
means for creating periodic relative motion in changing directions between said plating solution and said wafers, whereby uniformly plated layers are electrolessly deposited onto said exposed metallizations.
7. The apparatus according to claim 6 wherein said means for rotating wafers creates constant wafer speed and synchronous rotation between wafers.
8. The apparatus according to claim 6 wherein said holding means comprises a plurality of grooved rollers positioned parallel to each other, each of said rollers having grooves around said rollers, shaped to support said wafers, the respective grooves of each roller positioned in a plane suitable for holding one of said wafers.
9. The apparatus according to claim 8 wherein said plurality of rollers comprises three rollers.
10. The apparatus according to claim 6 wherein said rotating means comprises a central sun gear driving said grooved rollers positioned in parallel around said central gear.
11. The apparatus according to claim 6 further including a motor associated with the apparatus which rotates the apparatus in a plating solution.
US11/137,013 2000-03-31 2005-05-25 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads Abandoned US20050217574A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/137,013 US20050217574A1 (en) 2000-03-31 2005-05-25 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US19361500P 2000-03-31 2000-03-31
US09/817,694 US20010047944A1 (en) 2000-03-31 2001-03-26 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads
US11/137,013 US20050217574A1 (en) 2000-03-31 2005-05-25 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/817,694 Division US20010047944A1 (en) 2000-03-31 2001-03-26 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads

Publications (1)

Publication Number Publication Date
US20050217574A1 true US20050217574A1 (en) 2005-10-06

Family

ID=22714338

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/817,694 Abandoned US20010047944A1 (en) 2000-03-31 2001-03-26 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads
US10/731,907 Expired - Lifetime US7071013B2 (en) 2000-03-31 2003-12-08 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads
US11/137,013 Abandoned US20050217574A1 (en) 2000-03-31 2005-05-25 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/817,694 Abandoned US20010047944A1 (en) 2000-03-31 2001-03-26 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads
US10/731,907 Expired - Lifetime US7071013B2 (en) 2000-03-31 2003-12-08 Fixture and method for uniform electroless metal deposition on integrated circuit bond pads

Country Status (3)

Country Link
US (3) US20010047944A1 (en)
EP (1) EP1139396A3 (en)
JP (1) JP2001316830A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070034252A1 (en) * 2003-07-28 2007-02-15 Semco Engineering Sa Covertible pad support for receiving at least two pads of different dimensions
US20100086695A1 (en) * 2008-10-02 2010-04-08 Steinhafel Michael B Enamel Flow Coating Process and Apparatus
US20120122311A1 (en) * 2006-09-21 2012-05-17 Chun-Pin Chen Metal layer formation method for diode chips/wafers

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6974776B2 (en) * 2003-07-01 2005-12-13 Freescale Semiconductor, Inc. Activation plate for electroless and immersion plating of integrated circuits
US7498062B2 (en) * 2004-05-26 2009-03-03 Wd Media, Inc. Method and apparatus for applying a voltage to a substrate during plating
KR100604051B1 (en) * 2004-06-30 2006-07-24 동부일렉트로닉스 주식회사 Gate oxide pre-cleaning method
KR100644054B1 (en) * 2004-12-29 2006-11-10 동부일렉트로닉스 주식회사 Cleaning apparatus and gate oxide pre-cleaning method
JP2009060028A (en) * 2007-09-03 2009-03-19 Fujikura Ltd Semiconductor device and method of manufacturing the same
US20200006093A1 (en) * 2018-06-29 2020-01-02 Taiwan Semiconductor Manufacturing Co., Ltd. Wet bench structure

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3798056A (en) * 1972-04-05 1974-03-19 Bell Telephone Labor Inc Electroless plating process
US3964957A (en) * 1973-12-19 1976-06-22 Monsanto Company Apparatus for processing semiconductor wafers
US4861452A (en) * 1987-04-13 1989-08-29 Texas Instruments Incorporated Fixture for plating tall contact bumps on integrated circuit
US5340437A (en) * 1993-10-08 1994-08-23 Memc Electronic Materials, Inc. Process and apparatus for etching semiconductor wafers
US5830805A (en) * 1996-11-18 1998-11-03 Cornell Research Foundation Electroless deposition equipment or apparatus and method of performing electroless deposition
US6042712A (en) * 1995-05-26 2000-03-28 Formfactor, Inc. Apparatus for controlling plating over a face of a substrate
US6337030B1 (en) * 1997-02-04 2002-01-08 Canon Kabushiki Kaisha Wafer processing apparatus, wafer processing method, and SOI wafer fabrication method
US6811675B2 (en) * 1998-03-20 2004-11-02 Semitool, Inc. Apparatus and method for electrolytically depositing copper on a semiconductor workpiece

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6664122B1 (en) * 2001-10-19 2003-12-16 Novellus Systems, Inc. Electroless copper deposition method for preparing copper seed layers
JP2003160877A (en) * 2001-11-28 2003-06-06 Hitachi Ltd Method and apparatus for manufacturing semiconductor device

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3798056A (en) * 1972-04-05 1974-03-19 Bell Telephone Labor Inc Electroless plating process
US3964957A (en) * 1973-12-19 1976-06-22 Monsanto Company Apparatus for processing semiconductor wafers
US4861452A (en) * 1987-04-13 1989-08-29 Texas Instruments Incorporated Fixture for plating tall contact bumps on integrated circuit
US5340437A (en) * 1993-10-08 1994-08-23 Memc Electronic Materials, Inc. Process and apparatus for etching semiconductor wafers
US6042712A (en) * 1995-05-26 2000-03-28 Formfactor, Inc. Apparatus for controlling plating over a face of a substrate
US5830805A (en) * 1996-11-18 1998-11-03 Cornell Research Foundation Electroless deposition equipment or apparatus and method of performing electroless deposition
US6337030B1 (en) * 1997-02-04 2002-01-08 Canon Kabushiki Kaisha Wafer processing apparatus, wafer processing method, and SOI wafer fabrication method
US6811675B2 (en) * 1998-03-20 2004-11-02 Semitool, Inc. Apparatus and method for electrolytically depositing copper on a semiconductor workpiece

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070034252A1 (en) * 2003-07-28 2007-02-15 Semco Engineering Sa Covertible pad support for receiving at least two pads of different dimensions
US20120122311A1 (en) * 2006-09-21 2012-05-17 Chun-Pin Chen Metal layer formation method for diode chips/wafers
US20100086695A1 (en) * 2008-10-02 2010-04-08 Steinhafel Michael B Enamel Flow Coating Process and Apparatus
US8367163B2 (en) 2008-10-02 2013-02-05 Bock Water Heaters, Inc. Enamel flow coating process and apparatus

Also Published As

Publication number Publication date
JP2001316830A (en) 2001-11-16
US20010047944A1 (en) 2001-12-06
US20040118693A1 (en) 2004-06-24
US7071013B2 (en) 2006-07-04
EP1139396A2 (en) 2001-10-04
EP1139396A3 (en) 2003-08-27

Similar Documents

Publication Publication Date Title
US20050217574A1 (en) Fixture and method for uniform electroless metal deposition on integrated circuit bond pads
US6335104B1 (en) Method for preparing a conductive pad for electrical connection and conductive pad formed
US6616967B1 (en) Method to achieve continuous hydrogen saturation in sparingly used electroless nickel plating process
JP4629667B2 (en) Electroless and immersion plating of integrated circuits using activated plates.
EP1321982B1 (en) Wafer-level method of fabricating a contact pad copper cap layer
EP1387402A2 (en) Wafer-level method for fine-pitch, high aspect ratio chip interconnect
EP1139413A2 (en) Wire bonding process
JP2001267357A (en) Structure of bonding pad of copper metallized integrated circuit and manufacturing method for the same
US20010033020A1 (en) Structure and method for bond pads of copper-metallized integrated circuits
KR100542120B1 (en) Cu-pad/bonded/cu-wire with self-passivating cu-alloys
JP2007506284A (en) Conductive bump structure and manufacturing method thereof
Hutt et al. Electroless nickel bumping of aluminum bondpads. I. Surface pretreatment and activation
US7413974B2 (en) Copper-metallized integrated circuits having electroless thick copper bond pads
US6435398B2 (en) Method for chemically reworking metal layers on integrated circuit bond pads
US6534327B2 (en) Method for reworking metal layers on integrated circuit bond pads
US6619538B1 (en) Nickel plating process having controlled hydrogen concentration
US11901225B2 (en) Diffusion layers in metal interconnects
JPH04307736A (en) Interconnection method of fine multilayer-structure semiconductor element

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION