US20050224947A1 - Three-dimensional multichip stack electronic package structure - Google Patents

Three-dimensional multichip stack electronic package structure Download PDF

Info

Publication number
US20050224947A1
US20050224947A1 US10/957,653 US95765304A US2005224947A1 US 20050224947 A1 US20050224947 A1 US 20050224947A1 US 95765304 A US95765304 A US 95765304A US 2005224947 A1 US2005224947 A1 US 2005224947A1
Authority
US
United States
Prior art keywords
flexible substrate
face
electronic
substrate
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/957,653
Inventor
Yung-Yu Hsu
Kuo-Ning Chiang
Chang-An Yuan
Chang-Chun Lee
Hsien-Chie Cheng
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Industrial Technology Research Institute ITRI
Original Assignee
Industrial Technology Research Institute ITRI
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Industrial Technology Research Institute ITRI filed Critical Industrial Technology Research Institute ITRI
Assigned to INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE reassignment INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHENG, HSIEN-CHIE, CHIANG, KUO-NING, LEE, CHANG-SHUN, YUAN, CHANG-AN, HSU, YUNG-YU
Publication of US20050224947A1 publication Critical patent/US20050224947A1/en
Priority to US11/437,718 priority Critical patent/US7211886B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06579—TAB carriers; beam leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/1064—Electrical connections provided on a side surface of one or more of the containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047—Details of electrical connections between containers
    • H01L2225/107—Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]

Definitions

  • the present invention relates to an electronic package structure and method for making the same. More particularly, the present invention relates to a three-dimensional stack electronic package structure and method for making the same by using a flexible substrate.
  • the fabrication process has gradually become increasingly difficult as it developed from the early 4M, 16M and 64M to the contemporary 128M DDR or 256M DDR.
  • the chip yield of a single-die memory chip having large capacity is decreased.
  • the large capacity memory can be achieved by improving the package fashion.
  • a 256M memory can be obtained by packaging two 128M chips in a three-dimensional stack manner. Not only can the complexity of the wafer fabricating process be significantly reduced but also the fabrication cost can be greatly reduced by the three-dimensional stack package.
  • a single chip is packaged basically in accordance with a single-chip micro ball grid array as shown in FIGS. 1 a and 1 b.
  • a main substrate 100 has a plurality of chips 150 mounted thereon.
  • the chip 150 has a plurality of fastening structures 170 so that electric signals from the chips are delivered to the main substrate 100 through the fastening structures 170 by weld joint, glue joint, hot joining or a combination thereof. If an increase of the capacity of the entire memory on the substrate is desired so as to result in a multichip micro electronic package structure having a plurality of units, more costs or more complex semiconductor chip fabricating technology will be involved. Oppositely, if the multichip package is used, it will merely require the lower-cost and matured semiconductor fabricating technology to obtain the higher yield. Furthermore, the memory capacity is increased to at least double to meet with the market demands.
  • the multichip package there are mainly plane/side-by-side juxtaposed multichip packages and stacked multichip packages.
  • the plane/side-by-side juxtaposed multichip package using two or more than two juxtaposed chips is exemplified by U.S. Pat. No. 5,352,632, entitled “Multichip packaged semiconductor device and method for manufacturing the same”, which disclosed a connection of metal lead patterns between chips supported by a flexible resin tape to be sealed into a resin package. The tape adheres to the meal leads projecting from the package for being used in the known surface mount technology.
  • U.S. Pat. No. 4,862,322 entitled “Double electronic device structure having beam leads solderlessly bonded between contact locations on each device and projecting outwardly from therebetween”, disclosed a structure composed of two chips facing each other in which input/output terminals are connected by means of beam leads. Even so, the costs of the material, fabrication and control as associated with this beam lead technology are high, which prevents the package structure from being applicable to mass production.
  • R.O.C. Pat. Pub. No. 506,101 entitled “Stackable flex circuit chip package and method of making the same”, disclosed a stackable integrated circuit chip package. This invention consists of a flex circuit, and also, multiple chips are packaged.
  • R.O.C. Pat. Application No. 200303607 entitled “Stack-type chip semiconductor device”, disclosed a three-dimensional stack-type package having electric signals of chips stacked in a three-dimensional manner delivered to a carrier base by a wire bond, the stack chips being stuck together with glue interposed therebetween. Since input/output terminals of the chips on a semiconductor according to the prior ROC patent application do not locate around the chips, it is difficult to achieve a connection by the wire bond.
  • the present invention provides an electronic package structure using a flexible substrate so as to greatly reduce fabrication cost of the stack electronic package and maintain the reliability after long term usage.
  • a primary object of the present invention is to provide a three-dimensional multichip stack electronic package structure which uses a flexible substrate for the package. Because the flexible substrate has a smaller elastic coefficient and a smaller thickness than the known organic substrate, the dynamic strength of the flexible substrate is less than that of the organic substrate. Because the strength of the flexible substrate is less than that of the chip, the known adverse effect caused by difference in coefficient of thermal expansion that is mismatched will not generate shearing stresses against the electronic package device under a temperature load. Accordingly, the reliability of the electronic structure after long term usage is improved.
  • Another object of the present invention is provide a three-dimensional multichip stack electronic packaging method by using a flexible substrate so as to achieve this end, satisfy the market demand from the advanced electronic industry, significantly reduce complexity of wafer fabricating process and greatly reduce product cost. Because the electronic component is mounted on the flexible substrate which is then folded for being assembled to the main substrate, a single damaged chip in the multichip package can be reworked by replacing the flexible substrate with one having an effective electronic component with better performance in transmitting electric signals to be assembled into the multichip package. Hence, this package type will significantly reduce the fabrication cost.
  • a three-dimensional multichip stack electronic package structure comprises a main substrate having at least a connection unit; a flexible substrate including at least a second face, a third face, at least a conductive wire for transmitting electric signals and at least a pin terminal, wherein the pin terminal corresponds to the connection unit connected to and mounted on the main substrate and the conductive wire for transmitting electric signals is mounted on the second face; and an electronic component having at least a contact pad connected to the second face of the flexible substrate, wherein the conductive wire for transmitting electric signals of the flexible substrate has an end electrically connected to the pin terminal, the contact pad of the electronic component is electrically connected to the conductive wire for transmitting electric signals to deliver electric signals of the electronic component to the pin terminal, and the third face of the flexible substrate adheres to the face of an electronic component of another flexible substrate, the face of the main substrate or the second face of another flexible substrate.
  • a three-dimensional multichip stack electronic packaging method comprises the steps of: (a) providing a main substrate having at least a connection unit; (b) providing a flexible substrate including at least a second face, a third face, at least a conductive wire for transmitting electric signals and at least a pin terminal wherein the pin terminal corresponds to the connection unit connected to and mounted on the main substrate, the conductive wire for transmitting electric signals is mounted on the second face and the conductive wire for transmitting electric signals has an end electrically connected to the pin terminal; (c) providing an electronic component having at least a contact pad connected to the second face of the flexible substrate; (d) inserting the pin terminal of the flexible substrate into the connection unit of the main substrate; and (e) adhering the third face of the flexible substrate to the faces of electronic components of another flexible substrate, the face of the main substrate or the second face of another flexible substrate.
  • An electronic package structure provided by the present invention comprises a main substrate having at least a connection unit disposed on the main substrate or at least a connector.
  • the connection unit is constructed by a single or plural pin holes.
  • the connection unit disposed on the main substrate forms a pattern which is preferably in the shape of two parallel lines, two non-parallel lines, a triangle, a polygon, an ellipse or a combination thereof.
  • the quantity of the flexible substrate can be either single or plural, the flexible substrate having a single or plural pin terminals disposed thereon.
  • the geometric shape and the quantity of the pin terminals correspond to those of the connection unit disposed on the main substrate.
  • the pin terminal is disposed on one or more than one sides of the flexible substrate, the face of the flexible substrate or a combination thereof.
  • the flexible substrate may include a single or plural pin holes for connection to another flexible substrate.
  • a single or plural electronic components may comprise an active component and a passive component.
  • the electronic components on the flexible substrates respectively may be identical or different, being attached to the flexible substrate by adhesion.
  • the flexible substrate has a single or plural conductive wires for delivering electric signals of the electric component to the pin terminal.
  • the quantity of the pin terminals on the respective flexible substrates may be identical or different, depending on the quantity of the electronic components carried by the flexible substrate.
  • the electronic component adheres to the flexible substrate by alloy reflow bonding, gluing, pressing or a combination thereof.
  • FIGS. 1 a and 1 b are schematic views of a conventional electronic package structure.
  • FIGS. 2 a through 2 e are side views of a structure of a flexible substrate according to the present invention.
  • FIG. 3 is a top view of a flexible substrate according to the present invention.
  • FIGS. 4 a through 4 c are top views of disposition of pin holes or connectors on a main substrate according to the present invention.
  • FIGS. 5 a through 5 d schematically shows flexible substrates respectively assembled to a main substrate having pin holes disposed in the shape of a quadrangle, in sequence, according to a preferred embodiment of the present invention.
  • FIG. 6 is a cross-sectional view of flexible substrates respectively assembled to a main substrate having pin holes disposed in the shape of a quadrangle according to the present invention.
  • FIG. 7 is a schematic view of flexible substrates, each of which has a plurality of pin holes, respectively assembled to a main substrate having the flexible substrate according to a preferred embodiment of the present invention.
  • FIG. 8 is a schematic view of flexible substrates respectively assembled to a main substrate according to another preferred embodiment of the present invention.
  • FIGS. 2 a through 2 e are side views of a structure of a flexible substrate according to the present invention.
  • the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 attached to the flexible substrate 200 with a fastening structure 270 by high-temperature reflowing technology or surface mount technology.
  • the flexible substrate 200 has a passive component 290 mounted thereon.
  • the material of the fastening structure 270 is selected from a group consisting of tin, tin/copper alloy, tin/indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound.
  • the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 attached to the flexible substrate 200 with a fastening structure 270 by high-temperature reflowing technology or surface mount technology.
  • filling glue 260 is used to provide the reliability of the structure of the electronic component.
  • the flexible substrate 200 has a passive component 290 mounted thereon.
  • the material of the fastening structure 270 is selected from a group consisting of tin, tin/copper alloy, tin/ indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound.
  • the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 having the back face thereof attached to the flexible substrate 200 .
  • electric signals of the electronic component 250 are delivered to the flexible substrate 200 by means of wire bonds 230 .
  • filling glue 260 is used to fasten the structure formed of the electronic component 250 and the wire bonds 230 .
  • the flexible substrate 200 has a passive component 290 mounted thereon.
  • the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 which adhere to a lead frame 280 and are encapsulated by filling glue 260 .
  • the lead frame 280 is attached to the flexible substrate 200 with an adhesive structure 240 by high-temperature reflowing technology or surface mount technology.
  • the flexible substrate 200 has a passive component 290 mounted thereon.
  • the material of the adhesive structure 240 is selected from a group consisting of tin, tin/copper alloy, tin/indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound.
  • FIG. 2 e multiple electronic components are packaged in different manners.
  • the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof, an electronic component 251 and an electronic component 252 , in which the electronic component 251 is attached to the flexible substrate 200 with a fastening structure 271 while the electronic component 252 is attached to the flexible substrate 200 with a fastening structure 272 and filling glue 260 .
  • the flexible substrate 200 has a passive component 290 mounted thereon.
  • the material of the fastening structure 271 or the fastening structure 272 is selected from a group consisting of tin, tin/copper alloy, tin/indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound.
  • FIG. 3 is a top view of a flexible substrate according to the present invention. There is a flexible substrate 200 , and an electronic component 250 connected to the flexible substrate 200 by said connecting manner.
  • pin terminals 220 In addition to an electric circuit pattern (not shown) disposed on the flexible substrate 200 , there is a plurality of pin terminals 220 so that the electronic component 250 is connected to an external object through said electric circuit pattern and pin terminals 220 .
  • the material of the pin terminals is selected from a group consisting of copper, copper alloy, gold, silver, palladium, platinum, aluminum/gold alloy, aluminum/palladium alloy, nickel/gold alloy, nickel/palladium alloy and a combination thereof.
  • FIGS. 4 a through 4 c are disposing patterns of those pin holes or connectors on a main substrate according to the present invention.
  • FIG. 4 a there is a main substrate 300 on which a plurality of pin holes 320 are disposed in the shape of a quadrangle.
  • a plurality of pin holes 321 is disposed in the shape of a triangle on the main substrate 300 .
  • a plurality of pin holes 322 is disposed in the shape of a pentagon on the main substrate 300 .
  • FIG. 4 c another form of the main substrate is disclosed, using a connector 300 for connection to the flexible substrate.
  • the pin terminals of the flexible substrate are inserted into the pin holes of the main substrate. Then, the flexible substrate is folded so that the electronic components are assembled in a three-dimensional multichip stack manner.
  • the flexible substrate being assembled to the main substrate can be folded a number of times, either odd or even times, without limitation, depending on the pattern formed by the pin holes or connectors disposed on the main substrate. Hence, the size of the flexible substrate is not subject to the area circumscribed by the pin holes or connectors. In some cases, the flexible substrate is not even folded, but is directly adhered to another flexible substrate.
  • FIG. 4 a is a top view of the structure of a main substrate according to this embodiment.
  • FIGS. 5 a, 5 b, 5 c and 5 d schematically show flexible substrates respectively assembled to a main substrate having a plurality of pin holes disposed in the shape of a quadrangle, in sequence, according to this embodiment.
  • a main substrate 400 has a plurality of pin holes 405 , 406 , 407 and 408 on the upper face thereof.
  • FIG. 5 a is a schematic view of a first flexible substrate 410 assembled to the main substrate 400 .
  • the first flexible substrate 410 has a second face 412 on which an electronic component 430 (shown in FIG. 5 b ) is mounted, having a plurality of pin terminals 420 corresponding to the pin holes 405 on the main substrate 400 .
  • FIG. 5 b shows a second flexible substrate 440 having an electronic component 460 (shown in FIG. 5 c ) mounted thereon, in addition to a schematic view illustrating the structure of the folded flexible substrate 410 .
  • the second flexible substrate 440 has a plurality of pin terminals 450 corresponding to the pin holes 406 on the main substrate 400 .
  • the pin terminals 450 are aligned with the pin holes 406 on the main substrate 400 for insertion.
  • FIG. 5 c shows a third flexible substrate 470 having an electronic component 490 mounted thereon, in addition to a schematic view illustrating the structure of the first folded flexible substrate 410 and the second folded flexible substrate 440 .
  • the third flexible substrate 470 has a plurality of pin terminals 480 corresponding to the pin holes 408 in the main substrate 400 .
  • the pin terminals 422 are aligned with the pin holes 427 in the main substrate 405 for insertion.
  • the third flexible substrate 402 is folded so as to adhere to the top face of the second flexible substrate 440 .
  • FIG. 5 d shows a fourth flexible substrate 500 having an electronic component 520 mounted thereon, in addition to a schematic view illustrating the structure of the first folded flexible substrate 410 , the second folded flexible substrate 440 and the third folded flexible substrate 470 .
  • the fourth flexible substrate 500 has a plurality of pin terminals 510 corresponding to the pin holes 408 on the main substrate 400 .
  • the pin terminals 510 are aligned with the pin holes 408 in the main substrate 400 for insertion.
  • the fourth flexible substrate 500 is folded so as to adhere to the top face of the third flexible substrate 470 .
  • FIG. 6 is a cross-sectional view of flexible substrates respectively assembled to a main substrate having pin holes disposed in the shape of a quadrangle according to the present invention.
  • the main substrate 400 has a plurality of pin holes 405 , 406 , 407 and 408 defined therein.
  • the first flexible substrate 410 and the third flexible substrate 470 are attached to the main substrate 400 by connecting the pin terminals 450 , 480 to the pin holes 405 , 407 .
  • a plurality of electronic components is mounted on the flexible substrates, in which the electronic component 430 is mounted on the first flexible substrate 410 , the electronic component 460 is mounted on the second flexible substrate 440 , the electronic component 490 is mounted on the third flexible substrate 470 and the electronic component 520 is mounted on the fourth flexible substrate 500 .
  • These electronic components are attached to the flexible substrates 410 , 440 , 470 and 500 with fastening structures 570 , 571 , 572 and 573 by surface mount technology such as high-temperature reflow or glue.
  • These flexible substrates are folded so that the electronic components are assembled and packaged in a three-dimensional stack manner. In this embodiment, the structural strength of the flexible substrate is less than that of the chip.
  • the thermal expansion effect will not cause large shearing stresses against the electronic package device under a temperature load.
  • the reliability of the electronic structure after long term usage is high, moreover, no filling glue is used for encapsulating all the electronic components in such a three-dimensional multichip stack electronic package. As a result, heat dissipation of the electronic package, as a whole, is very good.
  • a single damaged chip in the multichip package can be reworked by replacing the flexible substrate with one having an effective electronic component with better performance in transmitting electric signals to be assembled into the multichip package.
  • the flexible substrates are fastened with respect to each other by adhesion.
  • the adhesion of the present invention is used only for fastening.
  • the melting point of the adhesion according to the present invention is conveniently low.
  • the pin terminals of the present invention are easy to be inserted into or removed from the connection unit. If a single damaged electronic component is found after the packaging process is completed, only the flexible substrate having that damaged electronic component is removed by warming up the entire electronic package structure.
  • one of the flexible substrates has a plurality of pin holes for being assembled to a main substrate as shown in FIG. 7 .
  • Flexible substrates 703 and 704 are attached to the main substrate 700 by means of pin holes 727 and 728 .
  • a fourth flexible substrate 701 has an electronic component 751 mounted thereon, having pin terminals 721 on a side thereof.
  • a third flexible substrate 702 has a plurality of pin holes 726 , an electronic component 752 and pin terminals 722 on a side thereof. In assembly, the fourth flexible substrate is attached to the third flexible substrate 702 by means of the pin terminals 721 and the pin holes 726 at first.
  • the third flexible substrate 702 is attached to a main substrate 705 by means of the pin terminals 722 and pin holes 729 defined in the main substrate 705 .
  • this embodiment will greatly increase the density of the electronic components on the main substrate because the pin holes of the flexible substrate are disposed for connection to the another flexible substrate to form a structure stacked more than the four-layered structure of the flexible substrates having electronic components, despite the pin holes disposed in the shape of a quadrangle on the main substrate.
  • this embodiment provides a main substrate 800 having pin holes 821 disposed in the shape of a quadrangle and pin holes 822 disposed in the shape of a line for assembling the flexible substrates.
  • Flexible substrates 801 to 805 are stacked above the pin holes 821 disposed in the shape of a quadrangle in accordance with the manner of embodiment two, in which each of the flexible substrates 801 , 803 , 804 and 805 has an electronic component mounted thereon and pin terminals on a side thereof while the flexible substrate 802 has an electronic component, pin terminals and a plurality of pin holes for connecting to the flexible substrate 803 .
  • the flexible substrate 802 is attached to the main substrate 800 by means of pin terminals 816 and pin holes 822 .
  • a flexible substrate 806 can be attached to the flexible substrate 804 stacked at the left-hand side thereof so as to fasten the flexible substrate 806 without the need of folding the flexible substrate 806 .
  • the multichip electronic package structure is stacked three-dimensionally, instead of one-dimensionally, to greatly increase the density of the electronic components per unit area.

Abstract

The present invention relates to a three-dimensional multichip stack electronic package structure and method for making the same, including a main substrate having at least a pin-hole set and at least a flexible substrate having at least a pin terminal. At least an electronic device including an active component and a passive component is attached to the flexible substrate by adhesion. In the flexible substrate, electric signals of the electronic device are delivered to the pin terminal through at least a conductive wire for transmitting electric signals. In assembly, the pin terminal of the flexible substrate is inserted into the pin hole of the main substrate. Then, the flexible substrate is folded so as to package the electronic device in a three-dimensional multichip stack manner.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to an electronic package structure and method for making the same. More particularly, the present invention relates to a three-dimensional stack electronic package structure and method for making the same by using a flexible substrate.
  • 2. Description of Related Art
  • In recent years, demands for high-speed and large-capacity electronic products have significantly increased, and correspondingly, fabrication difficulties have increased too. Taking the memory among the electronic products as an example, the fabrication process has gradually become increasingly difficult as it developed from the early 4M, 16M and 64M to the contemporary 128M DDR or 256M DDR. Correspondingly, the chip yield of a single-die memory chip having large capacity is decreased. Hence, the large capacity memory can be achieved by improving the package fashion. For example, a 256M memory can be obtained by packaging two 128M chips in a three-dimensional stack manner. Not only can the complexity of the wafer fabricating process be significantly reduced but also the fabrication cost can be greatly reduced by the three-dimensional stack package.
  • In a common prior art, a single chip is packaged basically in accordance with a single-chip micro ball grid array as shown in FIGS. 1 a and 1 b. In the single-chip micro ball grid array, a main substrate 100 has a plurality of chips 150 mounted thereon. Also, the chip 150 has a plurality of fastening structures 170 so that electric signals from the chips are delivered to the main substrate 100 through the fastening structures 170 by weld joint, glue joint, hot joining or a combination thereof. If an increase of the capacity of the entire memory on the substrate is desired so as to result in a multichip micro electronic package structure having a plurality of units, more costs or more complex semiconductor chip fabricating technology will be involved. Oppositely, if the multichip package is used, it will merely require the lower-cost and matured semiconductor fabricating technology to obtain the higher yield. Furthermore, the memory capacity is increased to at least double to meet with the market demands.
  • In the multichip package, there are mainly plane/side-by-side juxtaposed multichip packages and stacked multichip packages. The plane/side-by-side juxtaposed multichip package using two or more than two juxtaposed chips is exemplified by U.S. Pat. No. 5,352,632, entitled “Multichip packaged semiconductor device and method for manufacturing the same”, which disclosed a connection of metal lead patterns between chips supported by a flexible resin tape to be sealed into a resin package. The tape adheres to the meal leads projecting from the package for being used in the known surface mount technology. In addition, U.S. Pat. No. 5,373,188, entitled “Packaged semiconductor device including multiple semiconductor chips and cross-over lead”, disclosed chips of different types connected to bonding pads of a chip of a lead frame, in which input/output terminals are wire bonded to inner leads of the lead frame. Furthermore, the leads are used above or below a semiconductor chip for connection to electrodes that are unable to be reached by cross-over leads. Finally, this assembly is encapsulated in a plastic package, resulting in a large-sized final product. The aforesaid two patents use the resin package to encapsulate multiple chips. Thus, it is difficult to rework a single damaged chip in the multichip package by replacement with an effective chip, and the entire multichip package has to be discarded. Hence, such packaging styles significantly increase fabrication cost.
  • In the multichip stack package, U.S. Pat. No. 4,862,322, entitled “Double electronic device structure having beam leads solderlessly bonded between contact locations on each device and projecting outwardly from therebetween”, disclosed a structure composed of two chips facing each other in which input/output terminals are connected by means of beam leads. Even so, the costs of the material, fabrication and control as associated with this beam lead technology are high, which prevents the package structure from being applicable to mass production. R.O.C. Pat. Pub. No. 506,101, entitled “Stackable flex circuit chip package and method of making the same”, disclosed a stackable integrated circuit chip package. This invention consists of a flex circuit, and also, multiple chips are packaged. Although this invention uses a three-dimensional stackable package capable of greatly reducing the entire volume of the package, such an electronic package structure adopts a conductive plastic body to package multiple chip sets. Hence, rework cannot be performed for a single damaged chip under the premise of cost control. R.O.C. Pat. Application No. 200303607, entitled “Stack-type chip semiconductor device”, disclosed a three-dimensional stack-type package having electric signals of chips stacked in a three-dimensional manner delivered to a carrier base by a wire bond, the stack chips being stuck together with glue interposed therebetween. Since input/output terminals of the chips on a semiconductor according to the prior ROC patent application do not locate around the chips, it is difficult to achieve a connection by the wire bond.
  • In the aforesaid electronic package assembly, differences in temperature distribution and coefficient of thermal expansion will cause thermal stresses to be mismatched in the interface area between different materials, and will even possibly cause damage to components as a result of electrode pad breakage or malfunction of a single die as a result of other reasons during the packaging process. As such, the entire package assembly is discarded. This kind of damage relates generally to fatigue rupture which is the primary cause resulting in a damaged electronic package component. It is therefore an important subject for the electronic package to come up with a way of how to extend the life of usage for an electronic component or how to replace a single die in a stack.
  • In view of the fact that the three-dimensional stack packaging technology will be used for the electronic-structure module of the electronic logic components and the electronic memory components to reduce the costs, minimize the package size and ensure capability of reworking the electronic package, the present invention provides an electronic package structure using a flexible substrate so as to greatly reduce fabrication cost of the stack electronic package and maintain the reliability after long term usage.
  • Therefore, it is desirable to provide an improved three-dimensional multichip stack electronic package structure to mitigate and/or obviate the aforementioned problems.
    • SUMMARY OF THE INVENTION
  • A primary object of the present invention is to provide a three-dimensional multichip stack electronic package structure which uses a flexible substrate for the package. Because the flexible substrate has a smaller elastic coefficient and a smaller thickness than the known organic substrate, the dynamic strength of the flexible substrate is less than that of the organic substrate. Because the strength of the flexible substrate is less than that of the chip, the known adverse effect caused by difference in coefficient of thermal expansion that is mismatched will not generate shearing stresses against the electronic package device under a temperature load. Accordingly, the reliability of the electronic structure after long term usage is improved.
  • Another object of the present invention is provide a three-dimensional multichip stack electronic packaging method by using a flexible substrate so as to achieve this end, satisfy the market demand from the advanced electronic industry, significantly reduce complexity of wafer fabricating process and greatly reduce product cost. Because the electronic component is mounted on the flexible substrate which is then folded for being assembled to the main substrate, a single damaged chip in the multichip package can be reworked by replacing the flexible substrate with one having an effective electronic component with better performance in transmitting electric signals to be assembled into the multichip package. Hence, this package type will significantly reduce the fabrication cost.
  • To attain the aforesaid objects, a three-dimensional multichip stack electronic package structure according to the present invention comprises a main substrate having at least a connection unit; a flexible substrate including at least a second face, a third face, at least a conductive wire for transmitting electric signals and at least a pin terminal, wherein the pin terminal corresponds to the connection unit connected to and mounted on the main substrate and the conductive wire for transmitting electric signals is mounted on the second face; and an electronic component having at least a contact pad connected to the second face of the flexible substrate, wherein the conductive wire for transmitting electric signals of the flexible substrate has an end electrically connected to the pin terminal, the contact pad of the electronic component is electrically connected to the conductive wire for transmitting electric signals to deliver electric signals of the electronic component to the pin terminal, and the third face of the flexible substrate adheres to the face of an electronic component of another flexible substrate, the face of the main substrate or the second face of another flexible substrate.
  • To attain the afore said objects, a three-dimensional multichip stack electronic packaging method according to the present invention comprises the steps of: (a) providing a main substrate having at least a connection unit; (b) providing a flexible substrate including at least a second face, a third face, at least a conductive wire for transmitting electric signals and at least a pin terminal wherein the pin terminal corresponds to the connection unit connected to and mounted on the main substrate, the conductive wire for transmitting electric signals is mounted on the second face and the conductive wire for transmitting electric signals has an end electrically connected to the pin terminal; (c) providing an electronic component having at least a contact pad connected to the second face of the flexible substrate; (d) inserting the pin terminal of the flexible substrate into the connection unit of the main substrate; and (e) adhering the third face of the flexible substrate to the faces of electronic components of another flexible substrate, the face of the main substrate or the second face of another flexible substrate.
  • An electronic package structure provided by the present invention comprises a main substrate having at least a connection unit disposed on the main substrate or at least a connector. Preferably, the connection unit is constructed by a single or plural pin holes. The connection unit disposed on the main substrate forms a pattern which is preferably in the shape of two parallel lines, two non-parallel lines, a triangle, a polygon, an ellipse or a combination thereof. In addition, the quantity of the flexible substrate can be either single or plural, the flexible substrate having a single or plural pin terminals disposed thereon. The geometric shape and the quantity of the pin terminals correspond to those of the connection unit disposed on the main substrate. Preferably, the pin terminal is disposed on one or more than one sides of the flexible substrate, the face of the flexible substrate or a combination thereof. Moreover, the flexible substrate may include a single or plural pin holes for connection to another flexible substrate.
  • A single or plural electronic components may comprise an active component and a passive component. The electronic components on the flexible substrates respectively may be identical or different, being attached to the flexible substrate by adhesion. Also, the flexible substrate has a single or plural conductive wires for delivering electric signals of the electric component to the pin terminal. Correspondingly, the quantity of the pin terminals on the respective flexible substrates may be identical or different, depending on the quantity of the electronic components carried by the flexible substrate. Preferably, the electronic component adheres to the flexible substrate by alloy reflow bonding, gluing, pressing or a combination thereof.
  • Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1 a and 1 b are schematic views of a conventional electronic package structure.
  • FIGS. 2 a through 2 e are side views of a structure of a flexible substrate according to the present invention.
  • FIG. 3 is a top view of a flexible substrate according to the present invention.
  • FIGS. 4 a through 4 c are top views of disposition of pin holes or connectors on a main substrate according to the present invention.
  • FIGS. 5 a through 5 d schematically shows flexible substrates respectively assembled to a main substrate having pin holes disposed in the shape of a quadrangle, in sequence, according to a preferred embodiment of the present invention.
  • FIG. 6 is a cross-sectional view of flexible substrates respectively assembled to a main substrate having pin holes disposed in the shape of a quadrangle according to the present invention.
  • FIG. 7 is a schematic view of flexible substrates, each of which has a plurality of pin holes, respectively assembled to a main substrate having the flexible substrate according to a preferred embodiment of the present invention.
  • FIG. 8 is a schematic view of flexible substrates respectively assembled to a main substrate according to another preferred embodiment of the present invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Three preferred embodiments of this invention will be described with reference to the accompanying drawings for illustrating the present invention.
  • FIGS. 2 a through 2 e are side views of a structure of a flexible substrate according to the present invention. In FIG. 2 a, the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 attached to the flexible substrate 200 with a fastening structure 270 by high-temperature reflowing technology or surface mount technology. Also, the flexible substrate 200 has a passive component 290 mounted thereon. The material of the fastening structure 270 is selected from a group consisting of tin, tin/copper alloy, tin/indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound. In FIG. 2 b, the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 attached to the flexible substrate 200 with a fastening structure 270 by high-temperature reflowing technology or surface mount technology. In addition, filling glue 260 is used to provide the reliability of the structure of the electronic component. Also, the flexible substrate 200 has a passive component 290 mounted thereon. The material of the fastening structure 270 is selected from a group consisting of tin, tin/copper alloy, tin/ indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound. In FIG. 2 c, the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 having the back face thereof attached to the flexible substrate 200. In addition, electric signals of the electronic component 250 are delivered to the flexible substrate 200 by means of wire bonds 230. Furthermore, filling glue 260 is used to fasten the structure formed of the electronic component 250 and the wire bonds 230. Also, the flexible substrate 200 has a passive component 290 mounted thereon. In FIG. 2 d, the flexible substrate 200 has a plurality of pin terminals 220 on one side thereof and a single or plural electronic components 250 which adhere to a lead frame 280 and are encapsulated by filling glue 260. The lead frame 280 is attached to the flexible substrate 200 with an adhesive structure 240 by high-temperature reflowing technology or surface mount technology. Also, the flexible substrate 200 has a passive component 290 mounted thereon. The material of the adhesive structure 240 is selected from a group consisting of tin, tin/copper alloy, tin/indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound. In FIG. 2 e, multiple electronic components are packaged in different manners. The flexible substrate 200 has a plurality of pin terminals 220 on one side thereof, an electronic component 251 and an electronic component 252, in which the electronic component 251 is attached to the flexible substrate 200 with a fastening structure 271 while the electronic component 252 is attached to the flexible substrate 200 with a fastening structure 272 and filling glue 260. Also, the flexible substrate 200 has a passive component 290 mounted thereon. The material of the fastening structure 271 or the fastening structure 272 is selected from a group consisting of tin, tin/copper alloy, tin/indium-tin-oxide alloy, tin/silver alloy, tin/bismuth alloy, tin/lead alloy and a solder ball of conductive pasting compound. FIG. 3 is a top view of a flexible substrate according to the present invention. There is a flexible substrate 200, and an electronic component 250 connected to the flexible substrate 200 by said connecting manner. In addition to an electric circuit pattern (not shown) disposed on the flexible substrate 200, there is a plurality of pin terminals 220 so that the electronic component 250 is connected to an external object through said electric circuit pattern and pin terminals 220. The material of the pin terminals is selected from a group consisting of copper, copper alloy, gold, silver, palladium, platinum, aluminum/gold alloy, aluminum/palladium alloy, nickel/gold alloy, nickel/palladium alloy and a combination thereof.
  • FIGS. 4 a through 4 c are disposing patterns of those pin holes or connectors on a main substrate according to the present invention. As shown in FIG. 4 a, there is a main substrate 300 on which a plurality of pin holes 320 are disposed in the shape of a quadrangle. As shown in FIG. 4 b, a plurality of pin holes 321 is disposed in the shape of a triangle on the main substrate 300. Also, a plurality of pin holes 322 is disposed in the shape of a pentagon on the main substrate 300. In FIG. 4 c, another form of the main substrate is disclosed, using a connector 300 for connection to the flexible substrate.
  • In assembly, the pin terminals of the flexible substrate are inserted into the pin holes of the main substrate. Then, the flexible substrate is folded so that the electronic components are assembled in a three-dimensional multichip stack manner. The flexible substrate being assembled to the main substrate can be folded a number of times, either odd or even times, without limitation, depending on the pattern formed by the pin holes or connectors disposed on the main substrate. Hence, the size of the flexible substrate is not subject to the area circumscribed by the pin holes or connectors. In some cases, the flexible substrate is not even folded, but is directly adhered to another flexible substrate.
    • Embodiment 1
  • In this embodiment, an electronic package structure stacked in one-way direction is disclosed. FIG. 4 a is a top view of the structure of a main substrate according to this embodiment. There is a main substrate 300 and a plurality of pin holes 320 disposed in the shaped of a quadrangle on the main substrate 300, the pin holes 320 so disposed corresponding geometrically to the pin terminal 220 shown in FIG. 3.
  • FIGS. 5 a, 5 b, 5 c and 5 d schematically show flexible substrates respectively assembled to a main substrate having a plurality of pin holes disposed in the shape of a quadrangle, in sequence, according to this embodiment. A main substrate 400 has a plurality of pin holes 405, 406, 407 and 408 on the upper face thereof. FIG. 5 a is a schematic view of a first flexible substrate 410 assembled to the main substrate 400. The first flexible substrate 410 has a second face 412 on which an electronic component 430 (shown in FIG. 5 b) is mounted, having a plurality of pin terminals 420 corresponding to the pin holes 405 on the main substrate 400. In assembly, the pin terminals 420 are aligned with the pin holes 405 in the main substrate 400 for insertion. Then, the first flexible substrate 410 is folded so that a third face 411 of the first flexible substrate 410 adheres to a first face 401 of the main substrate 400. FIG. 5 b shows a second flexible substrate 440 having an electronic component 460 (shown in FIG. 5 c) mounted thereon, in addition to a schematic view illustrating the structure of the folded flexible substrate 410. The second flexible substrate 440 has a plurality of pin terminals 450 corresponding to the pin holes 406 on the main substrate 400. In assembly, the pin terminals 450 are aligned with the pin holes 406 on the main substrate 400 for insertion. Then, the second flexible substrate 410 is folded so as to adhere to the top face of the first flexible substrate 410. FIG. 5 c shows a third flexible substrate 470 having an electronic component 490 mounted thereon, in addition to a schematic view illustrating the structure of the first folded flexible substrate 410 and the second folded flexible substrate 440. The third flexible substrate 470 has a plurality of pin terminals 480 corresponding to the pin holes 408 in the main substrate 400. In assembly, the pin terminals 422 are aligned with the pin holes 427 in the main substrate 405 for insertion. Then, the third flexible substrate 402 is folded so as to adhere to the top face of the second flexible substrate 440. FIG. 5 d shows a fourth flexible substrate 500 having an electronic component 520 mounted thereon, in addition to a schematic view illustrating the structure of the first folded flexible substrate 410, the second folded flexible substrate 440 and the third folded flexible substrate 470. The fourth flexible substrate 500 has a plurality of pin terminals 510 corresponding to the pin holes 408 on the main substrate 400. In assembly, the pin terminals 510 are aligned with the pin holes 408 in the main substrate 400 for insertion. Then, the fourth flexible substrate 500 is folded so as to adhere to the top face of the third flexible substrate 470.
  • FIG. 6 is a cross-sectional view of flexible substrates respectively assembled to a main substrate having pin holes disposed in the shape of a quadrangle according to the present invention. The main substrate 400 has a plurality of pin holes 405, 406, 407 and 408 defined therein. The first flexible substrate 410 and the third flexible substrate 470 are attached to the main substrate 400 by connecting the pin terminals 450, 480 to the pin holes 405, 407. A plurality of electronic components is mounted on the flexible substrates, in which the electronic component 430 is mounted on the first flexible substrate 410, the electronic component 460 is mounted on the second flexible substrate 440, the electronic component 490 is mounted on the third flexible substrate 470 and the electronic component 520 is mounted on the fourth flexible substrate 500. These electronic components are attached to the flexible substrates 410, 440, 470 and 500 with fastening structures 570, 571, 572 and 573 by surface mount technology such as high-temperature reflow or glue. These flexible substrates are folded so that the electronic components are assembled and packaged in a three-dimensional stack manner. In this embodiment, the structural strength of the flexible substrate is less than that of the chip. Hence, the thermal expansion effect will not cause large shearing stresses against the electronic package device under a temperature load. The reliability of the electronic structure after long term usage is high, moreover, no filling glue is used for encapsulating all the electronic components in such a three-dimensional multichip stack electronic package. As a result, heat dissipation of the electronic package, as a whole, is very good.
  • In addition, a single damaged chip in the multichip package can be reworked by replacing the flexible substrate with one having an effective electronic component with better performance in transmitting electric signals to be assembled into the multichip package. The flexible substrates are fastened with respect to each other by adhesion. Unlike the adhesion used for protecting conducting wires for transmitting electric signals of the electronic component in the conventional package, the adhesion of the present invention is used only for fastening. Hence, the melting point of the adhesion according to the present invention is conveniently low. Also, the pin terminals of the present invention are easy to be inserted into or removed from the connection unit. If a single damaged electronic component is found after the packaging process is completed, only the flexible substrate having that damaged electronic component is removed by warming up the entire electronic package structure.
    • Embodiment 2
  • In this embodiment, one of the flexible substrates has a plurality of pin holes for being assembled to a main substrate as shown in FIG. 7. Flexible substrates 703 and 704 are attached to the main substrate 700 by means of pin holes 727 and 728. A fourth flexible substrate 701 has an electronic component 751 mounted thereon, having pin terminals 721 on a side thereof. A third flexible substrate 702 has a plurality of pin holes 726, an electronic component 752 and pin terminals 722 on a side thereof. In assembly, the fourth flexible substrate is attached to the third flexible substrate 702 by means of the pin terminals 721 and the pin holes 726 at first. Also, the third flexible substrate 702 is attached to a main substrate 705 by means of the pin terminals 722 and pin holes 729 defined in the main substrate 705. In addition to the advantages of embodiment one, this embodiment will greatly increase the density of the electronic components on the main substrate because the pin holes of the flexible substrate are disposed for connection to the another flexible substrate to form a structure stacked more than the four-layered structure of the flexible substrates having electronic components, despite the pin holes disposed in the shape of a quadrangle on the main substrate.
    • Embodiment 3
  • As shown in FIG. 8, this embodiment provides a main substrate 800 having pin holes 821 disposed in the shape of a quadrangle and pin holes 822 disposed in the shape of a line for assembling the flexible substrates. Flexible substrates 801 to 805 are stacked above the pin holes 821 disposed in the shape of a quadrangle in accordance with the manner of embodiment two, in which each of the flexible substrates 801, 803, 804 and 805 has an electronic component mounted thereon and pin terminals on a side thereof while the flexible substrate 802 has an electronic component, pin terminals and a plurality of pin holes for connecting to the flexible substrate 803. In addition, the flexible substrate 802 is attached to the main substrate 800 by means of pin terminals 816 and pin holes 822. Also, a flexible substrate 806 can be attached to the flexible substrate 804 stacked at the left-hand side thereof so as to fasten the flexible substrate 806 without the need of folding the flexible substrate 806.
  • Consequently, in this embodiment, the multichip electronic package structure is stacked three-dimensionally, instead of one-dimensionally, to greatly increase the density of the electronic components per unit area.
  • The present invention intends to cover various modifications and similar arrangements obvious to a person skilled in this art. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims (18)

1. A three-dimensional multichip stack electronic package structure, comprising:
a main substrate having at least a connection unit;
a flexible substrate including at least a second face, a third face, at least a conductive wire for transmitting electric signals and at least a pin terminal, wherein said pin terminal corresponds to said connection unit connected to and mounted on said main substrate and said conductive wire for transmitting electric signals is mounted on said second face; and
an electronic component having at least a contact pad connected to said second face of said flexible substrate;
wherein said conductive wire for transmitting electric signals of said flexible substrate has an end electrically connected to said pin terminal, said contact pad of said electronic component is electrically connected to said conductive wire for transmitting electric signals to deliver electric signals of said electronic component to said pin terminal, and said third face of said flexible substrate adheres to the face of an electronic component of another flexible substrate, the face of said main substrate or said second face of said another flexible substrate.
2. The electronic package structure of claim 1, wherein said electronic component is an active component or a passive component.
3. The electronic package structure of claim 1, wherein said connection unit is a connector or a pin hole.
4. The electronic package structure of claim 1, wherein said flexible substrate has at least a set of pin holes for connection to the pin terminals of another flexible substrate.
5. The electronic package structure of claim 1, wherein said third face of said flexible substrate adheres to the face of said electronic component on another flexible substrate or said second face of another flexible substrate in a folded manner, said flexible substrate being folded a single or plural times.
6. The electronic package structure of claim 1, wherein said pin terminals are disposed on at least one side of said flexible substrate.
7. The electronic package structure of claim 1, wherein said connection unit is disposed in the shape of two parallel lines, a triangle, a polygon, an ellipse or a combination thereof on said main substrate.
8. The electronic package structure of claim 1, wherein said electronic component is connected to said flexible substrate by alloy reflow bonding, gluing, pressing or a combination thereof.
9. The electronic package structure of claim 1, wherein the material of said pin terminals of said flexible substrate is selected from a group consisting of copper, copper alloy, gold, silver, palladium, platinum, aluminum/gold alloy, aluminum/palladium alloy, nickel/gold alloy, nickel/palladium alloy and a combination thereof.
10. A three-dimensional multichip stack electronic packaging method, comprising the steps of:
(a) providing a main substrate having at least a connection unit;
(b) providing a flexible substrate including at least a second face, a third face, at least a conductive wire for transmitting electric signals and at least a pin terminal wherein said pin terminal corresponds to said connection unit connected to and mounted on said main substrate, said conductive wire for transmitting electric signals is mounted on said second face and said conductive wire for transmitting electric signals has an end electrically connected to said pin terminal;
(c) providing an electronic component having at least a contact pad connected to said second face of said flexible substrate;
(d) inserting said pin terminal of said flexible substrate into said connection unit of said main substrate; and
(e) adhering said third face of said flexible substrate to the faces of electronic components of another flexible substrate, the face of said main substrate or said second face of said another flexible substrate.
11. The electronic packaging method of claim 10, wherein in step (b), said flexible substrate has at least a set of pin holes for connection to the pin terminals of another flexible substrate.
12. The electronic packaging method of claim 10, wherein in step (a), said connection unit is a connector or a pin hole.
13. The electronic packaging method of claim 10, wherein in step (e), said third face of said flexible substrate adheres to the face of said electronic component on another flexible substrate or said second face of another flexible substrate in a folded manner, said flexible substrate being folded a single or plural times.
14. The electronic packaging method of claim 10, wherein in step (b), said pin terminals are disposed on at least one side of said flexible substrate.
15. The electronic packaging method of claim 10, wherein in step (a), said connection unit is disposed in the shape of two parallel lines, a triangle, a polygon, an ellipse or a combination thereof on said main substrate.
16. The electronic packaging method of claim 10, wherein in step (c), said electronic component is connected to said flexible substrate by alloy reflow bonding, gluing, pressing or a combination thereof.
17. The electronic packaging method of claim 10, wherein in step (c), said electronic component is an active component or a passive component.
18. The electronic packaging method of claim 10, wherein in step (b), the material of said pin terminals of said flexible substrate is selected from a group consisting of copper, copper alloy, gold, silver, palladium, platinum, aluminum/gold alloy, aluminum/palladium alloy, nickel/gold alloy, nickel/palladium alloy and a combination thereof.
US10/957,653 2004-04-01 2004-10-05 Three-dimensional multichip stack electronic package structure Abandoned US20050224947A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/437,718 US7211886B2 (en) 2004-04-01 2006-05-22 Three-dimensional multichip stack electronic package structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW093109070 2004-04-01
TW093109070A TWI234859B (en) 2004-04-01 2004-04-01 Three-dimensional stacking packaging structure

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/437,718 Division US7211886B2 (en) 2004-04-01 2006-05-22 Three-dimensional multichip stack electronic package structure

Publications (1)

Publication Number Publication Date
US20050224947A1 true US20050224947A1 (en) 2005-10-13

Family

ID=35059757

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/957,653 Abandoned US20050224947A1 (en) 2004-04-01 2004-10-05 Three-dimensional multichip stack electronic package structure
US11/437,718 Expired - Fee Related US7211886B2 (en) 2004-04-01 2006-05-22 Three-dimensional multichip stack electronic package structure

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/437,718 Expired - Fee Related US7211886B2 (en) 2004-04-01 2006-05-22 Three-dimensional multichip stack electronic package structure

Country Status (2)

Country Link
US (2) US20050224947A1 (en)
TW (1) TWI234859B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120139884A1 (en) * 2010-12-01 2012-06-07 Samsung Electro-Mechanics Co., Ltd. Electronic paper display device and method for manufacturing the same
US20120252535A1 (en) * 2011-03-31 2012-10-04 Fujitsu Limited Electronic apparatus and flexible substrate
CN102768996A (en) * 2012-06-18 2012-11-07 日月光半导体制造股份有限公司 Semiconductor packaging structure and manufacture method thereof
TWI567880B (en) * 2015-05-13 2017-01-21 南茂科技股份有限公司 Film packaging substrate, chip on film package and packaging method thereof
TWI594338B (en) * 2016-08-09 2017-08-01 矽品精密工業股份有限公司 Electronic stack-up structure and the manufacture thereof

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100655218B1 (en) * 2005-07-01 2006-12-08 삼성전자주식회사 Three dimensional semiconductor module having multilateral-type ground block
US8692366B2 (en) * 2010-09-30 2014-04-08 Analog Device, Inc. Apparatus and method for microelectromechanical systems device packaging
US8836132B2 (en) 2012-04-03 2014-09-16 Analog Devices, Inc. Vertical mount package and wafer level packaging therefor
US9475694B2 (en) * 2013-01-14 2016-10-25 Analog Devices Global Two-axis vertical mount package assembly
KR102078848B1 (en) * 2013-03-15 2020-02-18 삼성전자 주식회사 Method of Fabricating Semiconductor Stack Structures
US11647678B2 (en) 2016-08-23 2023-05-09 Analog Devices International Unlimited Company Compact integrated device packages
US10629574B2 (en) 2016-10-27 2020-04-21 Analog Devices, Inc. Compact integrated device packages
US10697800B2 (en) 2016-11-04 2020-06-30 Analog Devices Global Multi-dimensional measurement using magnetic sensors and related systems, methods, and integrated circuits
EP3795076B1 (en) 2018-01-31 2023-07-19 Analog Devices, Inc. Electronic devices

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5448511A (en) * 1994-06-01 1995-09-05 Storage Technology Corporation Memory stack with an integrated interconnect and mounting structure
US5789815A (en) * 1996-04-23 1998-08-04 Motorola, Inc. Three dimensional semiconductor package having flexible appendages
US20040094831A1 (en) * 2002-08-28 2004-05-20 Seiko Epson Corporation Semiconductor device, method for manufacturing semiconductor device and electronic equipment

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5448511A (en) * 1994-06-01 1995-09-05 Storage Technology Corporation Memory stack with an integrated interconnect and mounting structure
US5789815A (en) * 1996-04-23 1998-08-04 Motorola, Inc. Three dimensional semiconductor package having flexible appendages
US20040094831A1 (en) * 2002-08-28 2004-05-20 Seiko Epson Corporation Semiconductor device, method for manufacturing semiconductor device and electronic equipment

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120139884A1 (en) * 2010-12-01 2012-06-07 Samsung Electro-Mechanics Co., Ltd. Electronic paper display device and method for manufacturing the same
US9019248B2 (en) * 2010-12-01 2015-04-28 Samsung Electro-Mechanics Co., Ltd. Electronic paper display device and method for manufacturing the same
US20120252535A1 (en) * 2011-03-31 2012-10-04 Fujitsu Limited Electronic apparatus and flexible substrate
CN102768996A (en) * 2012-06-18 2012-11-07 日月光半导体制造股份有限公司 Semiconductor packaging structure and manufacture method thereof
TWI567880B (en) * 2015-05-13 2017-01-21 南茂科技股份有限公司 Film packaging substrate, chip on film package and packaging method thereof
TWI594338B (en) * 2016-08-09 2017-08-01 矽品精密工業股份有限公司 Electronic stack-up structure and the manufacture thereof

Also Published As

Publication number Publication date
US20060273439A1 (en) 2006-12-07
US7211886B2 (en) 2007-05-01
TWI234859B (en) 2005-06-21
TW200534441A (en) 2005-10-16

Similar Documents

Publication Publication Date Title
US7211886B2 (en) Three-dimensional multichip stack electronic package structure
US6388313B1 (en) Multi-chip module
US6803254B2 (en) Wire bonding method for a semiconductor package
US9117684B1 (en) Semiconductor package having a plurality of input/output members
US6781241B2 (en) Semiconductor device and manufacturing method thereof
US5994166A (en) Method of constructing stacked packages
US6388336B1 (en) Multichip semiconductor assembly
US9087827B2 (en) Mixed wire semiconductor lead frame package
US6372549B2 (en) Semiconductor package and semiconductor package fabrication method
US20020114143A1 (en) Chip-scale packages stacked on folded interconnector for vertical assembly on substrates
JP2004056138A (en) Method of bonding lead frames in package assembly, manufacture of chip laminated package, and chip laminated package
US20070176297A1 (en) Reworkable stacked chip assembly
KR20040009679A (en) Stacked semiconductor module and manufacturing method thereof
KR19990006158A (en) Ball grid array package
CN208796987U (en) A kind of lead frame and its ultrathin small shape flip-chip packaged part
JPH08125112A (en) Semiconductor device and production thereof
CN216597570U (en) Chip unit and chip assembly
CN114864508A (en) Ceramic shell flip chip packaging laminated structure and assembling method
CN110648991B (en) Adapter plate bonding structure for frame packaged chip and processing method thereof
KR20040069392A (en) Stacked type semiconductor multichip package
CN217983330U (en) SIP packaging structure with high copper post in advance
KR20010066269A (en) semiconductor package and metod for fabricating the same
CN117096036A (en) Chip packaging method and packaging structure
CN109037185A (en) A kind of lead frame and its ultrathin small shape flip-chip packaged part
JP2002026181A (en) Resin-sealed semiconductor device and its manufacturing method

Legal Events

Date Code Title Description
AS Assignment

Owner name: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSU, YUNG-YU;CHIANG, KUO-NING;YUAN, CHANG-AN;AND OTHERS;REEL/FRAME:015873/0783;SIGNING DATES FROM 20040908 TO 20040913

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION