US20050231657A1 - Display device and method of manufacturing the same - Google Patents
Display device and method of manufacturing the same Download PDFInfo
- Publication number
- US20050231657A1 US20050231657A1 US11/154,446 US15444605A US2005231657A1 US 20050231657 A1 US20050231657 A1 US 20050231657A1 US 15444605 A US15444605 A US 15444605A US 2005231657 A1 US2005231657 A1 US 2005231657A1
- Authority
- US
- United States
- Prior art keywords
- type impurity
- conductivity type
- impurity introduced
- region
- display device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 21
- 239000012535 impurity Substances 0.000 claims abstract description 189
- 239000004065 semiconductor Substances 0.000 claims abstract description 53
- 230000002093 peripheral effect Effects 0.000 claims abstract description 33
- 239000000758 substrate Substances 0.000 claims abstract description 30
- 238000012545 processing Methods 0.000 claims abstract description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 55
- 229920005591 polysilicon Polymers 0.000 claims description 54
- 229910052751 metal Inorganic materials 0.000 claims description 15
- 239000002184 metal Substances 0.000 claims description 15
- 230000001678 irradiating effect Effects 0.000 claims description 4
- 238000000137 annealing Methods 0.000 claims description 3
- 238000000059 patterning Methods 0.000 claims description 3
- 239000010408 film Substances 0.000 description 116
- 239000004973 liquid crystal related substance Substances 0.000 description 22
- 239000010409 thin film Substances 0.000 description 20
- 239000010410 layer Substances 0.000 description 19
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 239000011229 interlayer Substances 0.000 description 15
- 238000000034 method Methods 0.000 description 13
- 229910021417 amorphous silicon Inorganic materials 0.000 description 11
- 239000011521 glass Substances 0.000 description 10
- 238000009792 diffusion process Methods 0.000 description 9
- 229910052681 coesite Inorganic materials 0.000 description 8
- 229910052906 cristobalite Inorganic materials 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 229910052682 stishovite Inorganic materials 0.000 description 8
- 229910052905 tridymite Inorganic materials 0.000 description 8
- 229910004205 SiNX Inorganic materials 0.000 description 7
- 238000013461 design Methods 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 7
- 210000004027 cell Anatomy 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 229910000838 Al alloy Inorganic materials 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 210000002858 crystal cell Anatomy 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 150000002431 hydrogen Chemical class 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- QEFYFXOXNSNQGX-UHFFFAOYSA-N neodymium atom Chemical compound [Nd] QEFYFXOXNSNQGX-UHFFFAOYSA-N 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000012788 optical film Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
Definitions
- the present invention relates to a display device and a method of manufacturing the same and, more particularly, a display device in which a peripheral circuit or a signal processing circuit having the CMOS field effect transistor is built and a method of manufacturing the same.
- the thin film transistors are employed as the CMOS transistors of the analog switch and the inverter in not only the display region but also the peripheral circuit or the signal processing circuit.
- the low-temperature polysilicon technology is utilized in the thin film transistors in the peripheral circuit or the signal processing circuit like the display region.
- the low-temperature crystallizing technology is indispensable to the fabrication of the high performance/low cost peripheral driving circuit TFTs.
- the typical crystallizing technology practically used at present is the low-temperature crystallizing method using the excimer laser.
- the silicon crystal thin film with good quality can be formed on the low-melting glass by using the excimer laser.
- the basic forming method of crystallization by using the excimer laser will be given as follows, for example.
- the amorphous silicon (a-Si) starting thin film is formed on the glass substrate by using the thin film forming method such as PECVD (Plasma-Enhanced CVD), etc. Then, in order to improve the laser resistant property of the starting thin film, the hydrogen in the a-Si starting thin film is removed by the thermal process at 400 to 450° C. Then, the polysilicon thin film is formed by irradiating the light beam of the excimer laser to the a-Si starting thin film to crystallize the thin film. Then, the crystallinity of the polysilicon thin film is improved by processing the polysilicon thin film in the atmosphere of the hydrogen, the steam, or the like.
- PECVD Pulsma-Enhanced CVD
- the switching TFT array is formed in the pixel display portion but also the semiconductor integrated circuit is formed in the peripheral circuit portion.
- the liquid crystal display device in which the peripheral circuit is built is composed of the TFT array of the pixel display portion, the gate driver circuit, and the data driver circuit.
- the data driver circuit the high performance TFTs having the operation frequency in the range of several megahertz (MHz) to several tens MHz, the field effect mobility of 50 to 300 cm 2 /Vs, and the appropriate threshold voltage Vth are employed.
- the request for the mobility of TFT is not so severe in the gate driver circuit and the pixel display portion.
- the mobility of more than 20 cm 2 /Vs may be allowed.
- the ultra high-definition display panel and the high-performance built-in large-scale semiconductor circuit are intended.
- the request for the ultra high definition display function of the liquid crystal display device as the man-machine interface is enhanced.
- the large-size ultra high-definition display device or the mobile small-size ultra high-definition liquid crystal display device, that has 200 dpi or more is requested in the application fields such as the multi-screen display of the home page of the Internet, the multitasking process, the CAD design, etc.
- the technical trend that can implement the intelligent panel or the sheet computer by providing the high-performance large-scale semiconductor integrated circuit in the peripheral circuit portion of the low-temperature polysilicon integral panel is found.
- the normal thin film transistors are employed as the active elements used in such peripheral circuit.
- the CMOS inverter using the thin film transistor in the prior art has a planar structure shown in FIG. 1A and a sectional structure shown in FIG. 1B .
- the insulating film is omitted from illustration in FIG. 1A
- FIG. 1B is a sectional view taken along a I-I line in FIG. LA.
- a first polysilicon film 102 and a second polysilicon film 103 formed at a distance mutually are formed on an insulating substrate 101 .
- gate electrodes 105 , 106 are formed on the first and second polysilicon films 102 , 103 via a gate insulating film 104 respectively.
- first and second n + -type impurity diffusion regions 102 a , 102 b are formed on the first polysilicon film 102 on both sides of the gate electrode 105 . Also, first and second p + -type impurity diffusion regions 103 a , 103 b are formed on the second polysilicon film 103 on both sides of the gate electrode 106 .
- an n-type TFT 110 is constructed by the first polysilicon film 102 , the gate insulating film 104 , and the gate electrode 105
- a p-type TFT 111 is constructed by the second polysilicon film 103 , the gate insulating film 104 , and the gate electrode 106 .
- the n-type TFT 110 and the p-type TFT 111 are covered with a first interlayer insulating film 107 .
- the input wiring 112 , the output wiring 113 , the power supply wiring 114 , and the ground wiring 115 are covered with a second interlayer insulating film 108 .
- an input signal Vin is input into the input wiring 112
- an output signal Vout is output from the output wiring 113
- a power supply voltage V DD is applied to the power supply wiring 114
- the ground wiring 115 is connected to the ground potential GND.
- TFTs having the different conductivity type are formed on different silicon islands respectively.
- the liquid crystal display panel in which the peripheral circuit employing the low-temperature polysilicon in the prior art is built, cannot answer the need for the above technical trend because of following subjects.
- the pixel pitch becomes small and also the peripheral circuit density becomes extremely high. It is difficult to form the ultra high-definition display panel, in which the digital driver is built and which has 200 dpi or more, by the manufacturing method in the prior art.
- the number of pixels is 1600 (horizontal direction) ⁇ 3 ⁇ 1200 (vertical direction), the display definition is 238 dpi, and the subpixel pitch is 35.5 ⁇ m.
- the number of pixels is 2048 (horizontal direction) ⁇ 3 ⁇ 1536 (vertical direction), the display definition is 171 dpi, and the subpixel pitch is 49.5 ⁇ m.
- the peripheral circuit constructed by several hundreds to several thousands TFTs must be arranged in such narrow pixel pitch region.
- the large scale circuits such as the digital driver, the data processing circuit, the memory array, the interface circuit, the CPU, etc. must be built in the peripheral region.
- These large-scale integrated circuits must be arranged in the narrow frame region.
- the frame of the liquid crystal panel is in the range of several mm from the edge of the glass substrate because of the requests of lightweight and compactness, and thus the panel having the frame of more than 10 mm is hardly considered. Therefore, in the case of the ultra high-definition panel having the narrow frame, it becomes difficult to built the peripheral circuit in the frame region.
- the multiple pattern system is employed on the large-size glass substrate having a diagonal dimension of more than 1 m. Since the size of the substrate is large, the shrinkage of the glass substrate itself is large and thus the alignment precision in the pattern formation is not high such as about 1 ⁇ m. Also, it is difficult for the existing large-size pattern forming system (the etching equipment, etc.) to form respective metal layer patterns with the working precision of less than 2 ⁇ m. Therefore, the large-scale integrated circuit must be formed in the peripheral circuit portion based on the relatively loose design rule.
- the positional margin to form respective TFTs 110 , 111 must be considered to form a large number of TFTs 110 , 111 having the configuration shown in FIGS. 1A and 1B in the narrow frame region, the number of such TFTs is limited.
- the contact holes 107 c to 107 f are formed individually on the impurity diffusion regions 102 a , 102 b , 103 a , 103 b of respective TFTs 110 , 111 , the positional margin must also be assured around these contact holes 107 c to 107 f upon forming them, which makes the higher integration of TFTs much more difficult.
- a display device which comprises a semiconductor layer formed on an insulating substrate like an island, a first gate electrode of a first MOS transistor formed on the semiconductor layer via a gate insulating film, a second gate electrode of a second MOS transistor formed on the semiconductor layer via the gate insulating film at a distance from the first gate electrode, first and second one conductivity type impurity introduced regions formed in the semiconductor layer on both sides of the first gate electrode to serve as source/drain of the first MOS transistor, and first and second opposite conductivity type impurity introduced regions formed in the semiconductor layer on both sides of the second gate electrode to serve as source/drain of the second MOS transistor, whereby one of the first and second opposite conductivity type impurity introduced regions is formed to contact mutually to the second one conductivity type impurity introduced region.
- a display device manufacturing method comprising the steps of forming an amorphous semiconductor layer on an insulating substrate, changing the amorphous semiconductor layer into a crystalline semiconductor layer by irradiating a laser beam onto the amorphous semiconductor layer or by annealing the amorphous semiconductor layer, patterning the crystalline semiconductor layer into an island-like shape, forming a first gate electrode of a first MOS transistor and a second gate electrode of a second MOS transistor on a first region and a second region of the island-like crystalline semiconductor layer via a gate insulating film respectively, forming first and second one conductivity type impurity introduced regions serving as source/drain of the first MOS transistor by introducing one conductivity type impurity into the first region of the crystalline semiconductor layer on both sides of the first gate electrode, forming first and second opposite conductivity type impurity introduced regions serving as source/drain of the second MOS transistor by introducing opposite conductivity type impurity into the second region of the crystalline semiconductor layer on both
- the n-type MOS transistor and the p-type MOS transistor employed in the CMOS circuit are formed in the same island-like semiconductor layer. Therefore, the margin region required to add the impurity can be eliminated, and also the occupied area of the semiconductor circuit made of TFTs can be reduced.
- the boundary between the mutually contact impurity introduced regions of the n-type TFT and the p-type TFT is formed zigzag, the holes formed on the boundary between these impurity introduced regions are hard to deviate to one side. Therefore, the alignment margin can be reduced and thus the occupied area of the CMOS circuit can be further reduced.
- the design area of the CMOS circuit can be much more reduced.
- the high performance/multiple function large-scale semiconductor integrated circuits such as the digital driver, DAC, the memory, the I/O circuit, the data processing circuit, CPU, etc. can be built in the ultra high-definition display device, the high performance display device can be manufactured. Also, since the semiconductor integrated circuit can be housed in the narrow peripheral frame region of the display device, the narrower frame, the lighter weight and the compactness of the display device in which the peripheral circuit is integrally formed can be achieved. In addition, even if the manufacturing equipment with the relatively low processing precision is employed, the relatively high integration density can be obtained and therefore the significant reduction in the production cost of the display device in which the peripheral circuit is integrally formed can be achieved.
- FIG. 1A is a plan view showing a semiconductor device constituting a CMOS inverter in the prior art
- FIG. 1B is a sectional view taken along a I-I line in FIG. 1A ;
- FIG. 2 is an equivalent circuit diagram showing a CMOS inverter
- FIG. 3 is a plan view showing a CMOS inverter device according to a first embodiment of the present invention
- FIG. 4 is an equivalent circuit diagram showing a CMOS analog switch
- FIG. 5 is a plan view showing a CMOS analog switch according to the first embodiment of the present invention.
- FIGS. 6A to 6 J are sectional views showing steps of manufacturing a CMOS TFT employed in the first embodiment of the present invention.
- FIG. 7 is a plan view showing a CMOS inverter according to a second embodiment of the present invention.
- FIG. 8 is a sectional view showing the CMOS inverter according to the second embodiment of the present invention.
- FIG. 9 is a plan view showing a CMOS analog switch according to the second embodiment of the present invention.
- FIG. 11 is a plan view showing a CMOS analog switch according to a third embodiment of the present invention.
- FIGS. 12A and 12B are sectional views showing the CMOS analog switch according to the third embodiment of the present invention.
- FIG. 13 is a plan view showing another CMOS analog switch according to the third embodiment of the present invention.
- FIG. 14 is a plan view showing a configuration of a liquid crystal display device according to a fourth embodiment of the present invention.
- FIG. 15 is a plan view showing a device constituting an data side analog switch columns of the liquid crystal display device according to the fourth embodiment of the present invention.
- FIG. 16 is a sectional view showing a frame region and its peripheral portion of the liquid crystal display device according to the fourth embodiment of the present invention.
- CMOS inverter and a CMOS analog switch both having a configuration, in which one n-type impurity diffusion region constituting an n-channel TFT and one p-type impurity diffusion region constituting a p-channel TFT are not separated but formed continuously and adjacently on one silicon island, will be explained hereunder.
- FIG. 2 is an equivalent circuit diagram showing a CMOS inverter.
- gate electrodes 1 g , 2 g of a p-channel thin film transistor (p-ch TFT) 1 and an n-channel thin film transistor (n-ch TFT) 2 are connected to the same input wiring 3 respectively.
- a second source/drain 1 b of the p-ch TFT 1 and a first source/drain 2 a of the n-ch TFT 2 are connected to the same output wiring 4 .
- a first source/drain 1 a of the p-ch TFT 1 is connected to a power supply wiring 5
- a second source/drain 2 b of the n-ch TFT 2 is connected to a ground wiring 6 .
- FIG. 3 is a plan view showing a layout of the device to achieve an equivalent circuit of the CMOS inverter shown in FIG. 2 .
- the insulating film on the substrate is omitted from illustration in FIG. 3 .
- an island-like polysilicon (crystallized semiconductor) film 12 is formed on an insulating substrate 11 made of glass.
- the first gate electrode 1 g is formed on a first region A of the polysilicon film 12 via a gate insulating film (not shown).
- the second gate electrode 2 g is formed on a second region B via the gate insulating film (not shown).
- first and second p + -type impurity regions 12 a , 12 b are formed on the polysilicon film 12 on both sides of the first gate electrode 1 g .
- the first and second p + -type impurity regions 12 a , 12 b correspond to the source/drain 1 a , 1 b of the p-ch TFT 1 in FIG. 1 respectively.
- first and second n + -type impurity regions 12 c , 12 d are formed on the polysilicon film 12 on both sides of the second gate electrode 2 g .
- the first and second n + -type impurity regions 12 c , 12 d correspond to the source/drain 2 a , 2 b of the n-ch TFT 2 in FIG. 1 respectively.
- the second p + -type impurity region 12 b and the first n + -type impurity region 12 c are not separated but connected mutually at the boundary portion (joint portion) between the first region A and the second region B.
- the p-ch TFT 1 consists of the first and second p + -type impurity regions 12 a , 12 b and the gate electrode 1 g .
- the n-ch TFT 2 consists of the first and second n + -type impurity regions 12 c , 12 d and the gate electrode 2 g .
- the p-ch TFT 1 and the n-ch TFT 2 are covered with an interlayer insulating film described later.
- the input wiring 3 is connected to the first and second gate electrodes 1 g , 2 g via the contact holes 13 a , 13 b respectively.
- the output wiring 4 is connected mutually to the second p + -type impurity region 12 b and the first n + -type impurity region 12 c via the separate contact holes 13 c , 13 d respectively.
- the power supply wiring 5 is connected to the first p + -type impurity region 12 a via the contact hole 13 e
- the ground wiring 6 is connected to the second n + -type impurity region 12 d via the contact hole 13 f.
- the CMOS inverter 40 consisting of the p-ch TFT 1 and the n-ch TFT 2 , which are formed on such one island-like polysilicon film 12 , makes it possible to reduce its occupied area rather than the prior art while suppressing the physical length.
- FIG. 4 is an equivalent circuit diagram showing a CMOS analog switch.
- the second source/drain 1 b of the p-ch TFT 1 and the first source/drain 2 a of the n-ch TFT 2 are connected to an input wiring 7 , into which an analog tone signal Vin is input, respectively.
- the first source/drain 1 a of the p-ch TFT 1 and the second source/drain 2 b of the n-ch TFT 2 are connected to an output wiring 8 , which is connected to the data bus, respectively.
- the gate electrode 1 g of the p-ch TFT 1 is connected to a first gate leading wiring 9 into which a first block selecting signal Vgp is input
- the gate electrode 2 g of the n-ch TFT 2 is connected to a second gate leading wiring 10 into which a second block selecting signal Vgn is input.
- FIG. 5 is a plan view showing an layout of the device to achieve an equivalent circuit of the CMOS analog switch shown in FIG. 4 .
- an island-like polysilicon film 14 is formed on an insulating substrate 11 made of glass.
- the first gate electrode 1 g is formed in the first region A of the polysilicon film 14 via the gate insulating film (not shown).
- the second gate electrode 2 g is formed in the second region B of the polysilicon film 14 via the gate insulating film (not shown).
- first and second p + -type impurity regions 14 a , 14 b are formed on the polysilicon film 14 on both sides of the first gate 1 g .
- first and second n + -type impurity regions 14 c , 14 d are formed on the polysilicon film 14 on both sides of the second gate 2 g . Then, the second n + -type impurity region 14 d and the first p + -type impurity region 14 a are connected mutually at the boundary portion between the first region A and the second region B.
- the first and second p + -type impurity regions 14 a , 14 b correspond to the source/drain 1 a , 1 b of the p-ch TFT 1 in FIG. 4 respectively.
- the first and second n + -type impurity regions 14 c , 14 d correspond to the source/drain 2 a , 2 b of the n-ch TFT 2 in FIG. 4 respectively.
- the p-ch TFT 1 consists of the first and second p + -type impurity regions 14 a , 14 b and the first gate electrode 1 g .
- the n-ch TFT 2 consists of the first and second n + -type impurity regions 14 c , 14 d and the second gate electrode 2 g.
- a first gate leading wiring 9 is connected to the first gate electrode 1 g via a contact hole 15 a
- a second gate leading wiring 10 is connected to the second gate electrode 2 g via a contact hole 15 b
- an input wiring 7 is connected to the second p + -type impurity region 14 b and the first n + -type impurity region 14 c , both positioned adjacently, via separate contact holes 15 c , 15 d .
- the contact hole 15 c formed on the second p + -type impurity region 14 b and the contact hole 15 d formed on the first n + -type impurity region 14 c are formed at plural locations.
- the output wiring 8 is connected to the first p + -type impurity region 14 a and the second n + -type impurity region 14 d , which are located on both sides of the island-like polysilicon film 14 , via separate contact holes 15 e , 15 f respectively.
- the CMOS analog switch 42 consisting of the p-ch TFT 1 and the n-ch TFT 2 , which are formed on such one island-like polysilicon film 14 , makes it possible to reduce its occupied area rather than the prior art while suppressing the physical lateral width.
- CMOS TFT applied to either the CMOS inverter 40 shown in FIG. 3 or the CMOS analog switch 42 shown in FIG. 5 will be formed via following steps.
- FIGS. 6A to 6 D, FIGS. 7A to 7 C, and FIGS. 8A to 8 C are sectional views showing steps of forming the CMOS TFT and the wiring, which are viewed from a II-II line in FIG. 3 or a III-III line in FIG. 5 .
- SiO 2 of 200 to 300 nm thickness is formed as an underlying insulating film 16 on the insulating substrate 11 , that is made of glass or resin film, by the plasma-enhanced CVD (PECVD) method.
- PECVD plasma-enhanced CVD
- the underlying insulating film 16 a double-layered structure consisting of silicon nitride (SiN x ; x is component number) film of 50 nm thickness and the SiO 2 film of 50 nm thickness may be constructed.
- an intrinsic amorphous silicon (a-Si) film 17 of 30 to 50 nm thickness is formed on the underlying insulating film 16 by the PECVD method.
- the p-type impurity or the n-type impurity may be added to the a-Si film 17 to adjust the threshold voltage of TFT in forming the a-Si film 17 or after the film formation.
- the a-Si film 17 is crystallized by irradiating the excimer laser beam onto the a-Si film 17 and is changed into a polysilicon (poly-Si) film 17 s.
- the excimer laser beam As the excimer laser beam, the XeCl excimer laser whose wavelength is 308 nm is employed, the beam emitted from the laser oscillator is shaped into the rectangular beam having a width of 0.1 to 1.0 mm and a length of 200 to 1000 mm, i.e., the linear beam, by controlling the optical system, and this linear beam is irradiated onto the a-Si film to scan.
- the scanning direction of the laser beam is controlled so as to intersect orthogonally with the drain current flowing direction of TFT. If in this manner, the generation of the stripped pattern in the polysilicon film 17 s due to the laser beam scan can be relaxed and the variation in crystallinity can be suppressed, so that the yield and the display performance can be improved.
- an island-like resist pattern (not shown) in which two TFTs can be formed is formed on the polysilicon film 17 s .
- the polysilicon film 17 s is shaped into the island by etching the polysilicon film 17 s while using this resist pattern as a mask. Then, this the polysilicon film 17 s is used as the semiconductor active layer.
- the polysilicon film 17 s shaped into the island corresponds to the polysilicon films 12 , 14 shown in FIG. 3 and FIG. 5 .
- a planar shape of the polysilicon film 17 s has a length of 4 to 6 ⁇ m in the direction along which the current flows and a length (width) of 10 to 100 ⁇ m in the direction which is perpendicular to the current direction.
- a planar shape of the polysilicon film 17 s has a length of 4 to 6 ⁇ m in the direction along which the current flows and a length (width) of 10 to 100 ⁇ m in the direction which is perpendicular to the current direction.
- the first region A in which the p-ch TFT is formed and the second region B in which the n-ch TFT is formed are not separated mutually but formed continuously as the common island. If the polysilicon film 17 s formed as such common island is employed, the integration density of the CMOS circuit can be enhanced more highly as described later.
- an aluminum alloy (AlNd) film which acts as the gate electrode and into which neodymium is added is formed on the gate insulating film 18 by the DC/RF sputter equipment to have a thickness of 300 to 400 nm.
- AlNd aluminum alloy
- the metal film except the aluminum alloy or the polysilicon film into which the impurity is added may be employed.
- the photoresist (not shown) is coated on the aluminum alloy film, and then shaped into shapes of a predetermined gate electrode pattern and a wiring pattern by exposing/developing such photoresist. Then, the AlNd film is etched by using the photoresist as a mask, and thus the first gate electrode 1 g , the second gate electrode 2 g , and the wiring (not shown), all made of the AlNd film, are formed.
- the first gate electrode 1 g is formed in the portion that passes through the center of the first region A of the polysilicon film 17 s . Also, the second gate electrode 2 g is formed in the portion that passes through the center of the second region B of the polysilicon film 17 s . Then, the photoresist is removed.
- the n-type impurity is introduced into the overall surface of the substrate by using the first and second gate electrodes 1 g , 2 g as a mask. Then, as shown in FIG. 6F , if the p-type impurity is selectively introduced only into the first region A at the high concentration while using the first gate electrode 1 g as a mask in the situation that the second region B is covered with the photoresist (mask) R, first and second p + -type impurity regions 17 a , 17 b are formed on the polysilicon film 17 s on both sides of the first gate electrode 1 g by using the first photoresist and also first and second n + -type impurity regions 17 c , 17 d are formed on the polysilicon film 17 s on both sides of the second gate electrode 2 g.
- the introduction of the impurity into the polysilicon film 17 s is carried out by the plasma doping method or the ion-implanting method.
- Phosphorus (P), arsenic (As), or the like is introduced as the n-type impurity
- boron (B), or the like is introduced as the p-type impurity.
- the p-type impurity concentration of the p + -type impurity regions 17 a , 17 b is substantially in excess of 1 ⁇ 10 19 /cm 3
- the n-type impurity concentration of the n + -type impurity regions 17 c , 17 d is in excess of 1 ⁇ 10 19 .
- the p-type impurity and the n-type impurity that have been introduced into the polysilicon film 17 s are activated by the excimer laser.
- the annealing process at more than 300° C. or the lamp heating process may be employed.
- the first and second p + -type impurity regions 17 a , 17 b correspond to the first and second p + -type impurity regions 12 a , 12 b shown in FIG. 3 or the first and second p + -type impurity regions 14 a , 14 b shown in FIG. 5 .
- the first and second n + -type impurity regions 17 c , 17 d correspond to the first and second n + -type impurity regions 12 c , 12 d shown in FIG. 3 or the first and second n + -type impurity regions 14 c , 14 d shown in FIG. 5 .
- the p-ch TFT 1 is composed of the first gate electrode 1 g , the gate insulating film 18 , and the p + -type impurity regions 17 a , 17 b
- the n-ch TFT 2 is composed of the second gate electrode 2 g , the gate insulating film 18 , and the n + -type impurity regions 17 c , 17 d.
- the SiO 2 film and the SiN x film are formed as a first interlayer insulating film 19 on the overall upper surface of the substrate by the PECVD method.
- respective thicknesses of the SiO 2 film and the SiN x film are set to 60 nm and 400 nm.
- the first interlayer insulating film 19 one of the SiO 2 film and the SiN x film, the organic resin film, or the like may be formed.
- first to sixth contact holes 19 a to 19 f are formed independently on the first and second p + -type impurity regions 17 a , 17 b , the first and second n + -type impurity regions 17 c , 17 d , and the first and second gate electrodes 1 g , 2 g respectively.
- the first contact hole 19 a corresponds to the contact holes 13 e , 15 e on the first p + -type impurity regions 12 a , 14 a shown in FIG. 3 and FIG. 5 .
- the second contact hole 19 b corresponds to the contact holes 13 a , 15 a on the first gate electrode 1 g shown in FIG. 3 and FIG. 5 .
- the third contact hole 19 c corresponds to the contact holes 13 c , 15 c on the second p + -type impurity regions 12 b , 14 b shown in FIG. 3 and FIG. 5 .
- the fourth contact hole 19 d corresponds to the contact holes 13 d , 15 d on the first n + -type impurity regions 12 c , 14 c shown in FIG.
- the fifth contact hole 19 e corresponds to the contact holes 13 b , 15 b on the second gate electrode 2 g shown in FIG. 3 and FIG. 5 .
- the sixth contact hole 19 f corresponds to the contact holes 13 f , 15 f on the second n + -type impurity regions 12 d , 14 d shown in FIG. 3 and FIG. 5 .
- a metal film having a triple-layered structure consisting of titanium/aluminum/titanium is formed on the first interlayer insulating film 19 and in the first to sixth contact holes 19 a to 19 f by the DC/RF sputter to have thicknesses of 100/300/50 nm respectively.
- a resist pattern (not shown) having predetermined wiring patterns is formed on the metal film having the triple-layered structure, and then first to fifth predetermined wirings 20 a to 20 e are formed by dry-etching the metal film having the triple-layered structure while using the resist pattern as a mask.
- FIG. 6I shows the state that the resist pattern is removed.
- the first wiring 20 a corresponds to the power supply wiring 5 shown in FIG. 3 or the output wiring 8 shown in FIG. 5 , and is connected to the first p + -type impurity region 17 a via the first contact hole 19 a .
- the second wiring 20 b corresponds to the input wiring 3 shown in FIG. 3 or the first gate leading wiring 9 shown in FIG. 5 , and is connected to the first gate electrode 1 g via the second contact hole 19 b .
- the third wiring 20 c corresponds to the output wiring 4 shown in FIG. 3 or the input wiring 7 shown in FIG.
- the fourth wiring 20 d corresponds to the input wiring 3 shown in FIG. 3 or the second gate leading wiring 10 shown in FIG. 5 , and is connected to the second gate electrode 2 g via the fifth contact hole 19 e .
- the fifth wiring 20 e corresponds to the input wiring 3 shown in FIG. 3 or the output wiring 8 shown in FIG. 5 , and is connected to the second n + -type impurity region 17 d via the sixth contact hole 19 f.
- a second interlayer insulating film 21 for covering the first to fifth wirings 20 a to 20 e is formed on the overall upper surface of the first interlayer insulating film 19 .
- the acrylic resin of 3000 nm thickness is formed as the second interlayer insulating film 21 to get the flat surface.
- the SiO 2 film or the SiN x film, or other resinous insulating film may be formed.
- the first embodiment is explained by using the example in which the CMOS TFT is formed on the insulating substrate 11 . It is of course that the structure of the present invention can be applied to the CMOS SOI (Silicon-On-Insulator) field effect transistor using the single crystal silicon, or the semiconductor integrated circuit formed by using such transistors.
- CMOS SOI Silicon-On-Insulator
- the silicon island regions in which the p-ch TFT and the n-ch TFT constituting the CMOS TFT are to be formed are not separated but formed continuously, and thus the n + -type impurity regions and the p + -type impurity regions are formed in the same silicon island region. Therefore, the occupied areas of the inverter and the analog switch as the basic elements of the CMOS circuit can be reduced rather than the prior art.
- the occupied areas of the CMOS digital circuits or the CMOS analog circuits, that consist of the inverter and the analog switch, can be reduced, and thus the higher density TFT integrated circuit can be constructed by the same design rule as the prior art.
- CMOS TFT having such a configuration that mutually neighboring source/drain regions of the p-channel thin film transistor and the n-channel thin film transistor are formed continuously not to leave a space between them and neighboring n-type source/drain and p-type source/drain are connected to the same wiring via one contact hole will be explained hereunder.
- FIG. 7 is a plan view showing a layout of a CMOS inverter according to a second embodiment of the present invention
- FIG. 8 is a sectional view taken along a IV-IV line in FIG. 7 .
- the same references as those in FIG. 3 and FIG. 6J denote the same elements.
- a CMOS inverter 41 in FIG. 7 employs the p-ch TFT 1 and the n-ch TFT 2 disclosed in the first embodiment, and has such a configuration that a contact hole 13 h is formed at the boundary portion between a second p + -type impurity region 12 b serving as one source/drain of the p-ch TFT 1 and a first n + -type impurity region 12 c serving as one source/drain of the n-ch TFT 2 and its peripheral portion and also the output wiring 4 is connected to the second p + -type impurity region 12 b and the first n + -type impurity region 12 c via the contact hole 13 h.
- the second p + -type impurity region 12 b of the p-ch TFT 1 and the first n + -type impurity region 12 c of the n-ch TFT 2 , which constitute the CMOS inverter 41 are formed continuously not to separate mutually and also the number of the contact portion between these impurity regions 12 b , 12 c and the output wiring 4 is one. Therefore, since the margin necessary for the formation of the contact hole can be reduced smaller than the first embodiment, a height of the CMOS inverter 41 circuit can be further suppressed rather than the first embodiment.
- the small contact resistance can be obtained.
- FIG. 9 is a plan view showing a layout of a CMOS analog switch according to the second embodiment of the present invention
- FIG. 10 is a sectional view taken along a V-V line in FIG. 9 .
- the same references as those in FIG. 5 and FIG. 6J denote the same elements.
- a CMOS analog switch 43 in FIG. 9 employs the p-ch TFT 1 and the n-ch TFT 2 disclosed in the first embodiment, and has such a configuration that a contact hole 15 h is formed at the boundary portion between a second p + -type impurity region 14 b serving as one source/drain of the p-ch TFT 1 and a first n + -type impurity region 14 c serving as one source/drain of the n-ch TFT 2 and its peripheral portion and also the input wiring 7 is connected to the second p + -type impurity region 14 b and the first n + -type impurity region 14 c via the contact hole 15 h.
- the second p + -type impurity region 14 b of the p-ch TFT 1 and the first n + -type impurity region 14 c of the n-ch TFT 2 which constitute the CMOS analog switch 43 , are formed continuously not to separate mutually and also the number of the contact portion between these impurity regions 14 b , 14 c and the input wiring 7 is one in the current direction. Therefore, since the margin necessary for the formation of the contact hole can be reduced smaller than the first embodiment, a lateral width of the CMOS analog switch 43 can be further suppressed rather than the first embodiment.
- the small contact resistance can be obtained.
- a plurality of contact holes 15 h are formed on the boundary line between the second p + -type impurity region 14 b and the first n + -type impurity region 14 c .
- these contact holes 15 h may be formed as one long and narrow slit-like contact hole.
- the steps of forming the CMOS inverter and the CMOS analog switch in the second embodiment are similar to those in the first embodiment except the contact hole forming position at the boundary portion between the mutually neighboring p + -type impurity region and n + -type impurity region and its peripheral portion.
- a CMOS analog switch having such a configuration that mutually neighboring source/drain regions of the p-channel thin film transistor and the n-channel thin film transistor are formed continuously not to leave a space between them and contact portions of the n-type source/drain and contact portions of the p-type source/drain are aligned on a straight line by arranging zigzag the boundary portions (joint portions) between neighboring n-type source/drain and p-type source/drain will be explained hereunder.
- FIG. 11 is a plan view showing a layout of a CMOS analog switch according to the third embodiment of the present invention
- FIG. 12A is a sectional view taken along a VI-VI line in FIG. 11
- FIG. 12B is a sectional view taken along a VII-VII line in FIG. 11 .
- the same references as those in FIG. 5 and FIG. 6J denote the same elements.
- the polysilicon film 14 of the p-ch TFT 1 and the n-ch TFT 2 which constitute the CMOS analog switch, is formed long in the direction perpendicular to the current direction in contrast to the polysilicon film 12 of the CMOS inverter.
- contact holes 15 j , 15 k are formed on a plurality of alternatively-interlaced projected portions of the second p + -type impurity region 14 e and the first n + -type impurity region 14 f of the first interlayer insulating film 19 respectively such that they are aligned in almost parallel with the gate electrodes 1 g , 2 g.
- the input wiring 7 is ohmic-connected to the second p + -type impurity region 14 e and the first n + -type impurity region 14 f via these contact holes 15 j , 15 k.
- the most striking feature of the third embodiment resides in that the second p + -type impurity region 14 e of the p-ch TFT 1 and the first n + -type impurity region 14 f of the n-ch TFT 2 are arranged alternatively near the boundary in one direction in the region put between the gate electrodes 1 g , 2 g of both TFTs 1 , 2 such that two type ohmic contacts such as the n + -type semiconductor-metal and the p + -type semiconductor-metal can be formed linearly.
- the physical width of the CMOS analog switch can be reduced rather than the two-column contact configuration shown in FIG. 5 , and thus the occupied area can be reduced much more.
- both the total number of the contact holes between the p + -type impurity region 14 e and the input wiring 7 and the total number of the contact holes between the n + -type impurity region 14 f and the input wiring 7 are reduced rather than the CMOS analog switch 42 shown in FIG. 5 . Therefore, the CMOS analog switch 44 has a fear for the reduction in the ON current and the increase in the ON resistance because of the increase in the contact resistance and the bulk resistance.
- FIG. 13 is another CMOS analog switch 45 obtained by varying the element in FIG. 11 .
- FIG. 13 is another CMOS analog switch 45 obtained by varying the element in FIG. 11 .
- the most striking feature of the present variation there is shown such a configuration that one long and narrow slit-like contact hole 15 k is formed in the first interlayer insulating film 19 in the region, in which the second p + -type impurity region 14 e of the p-ch TFT 1 and the first n + -type impurity region 14 f of the n-ch TFT 2 are arranged alternatively, in the direction parallel with the extending direction of the gate electrodes Ig, 2 g and that the input wiring 7 is ohmic-connected to both the second p + -type impurity region 14 e and the first n + -type impurity region 14 f via the slit-like contact hole 15 k.
- the same effects and advantages as those in the first and second embodiments can also be achieved.
- the formation of the CMOS inverter and the CMOS analog switch in the third embodiment is similar to the first embodiment except the step of forming the boundary between the p + -type impurity region and the n + -type impurity region, that are located mutually adjacently, and the forming position of the contact holes.
- CMOS TFT In a fourth embodiment, particular applications of the CMOS TFT shown in the first to third embodiments will be explained hereunder.
- the ultra high-definition liquid crystal display device in which the low-temperature polysilicon peripheral circuit is integrally formed is exemplified.
- the CMOS TFT can be similarly applied to the active display device employing the TFT substrate such as the organic EL, etc.
- FIG. 14 is a schematic view showing a low-temperature polysilicon liquid crystal display device according to the fourth embodiment.
- the display portion 31 has a plurality of pixel cells 30 each consisting of double-gate TFTs 31 a , 31 b , a pixel electrode 31 c connected to one source electrodes of the double-gate TFTs 31 a , 31 b , and a storage capacitance Cs. These pixel cells 30 are arranged in a matrix fashion. Also, the display portion 31 has gate bus (signal) lines 31 d that are connected to the gate electrodes of the TFTs 31 a , 31 b and arranged horizontally to select the pixel TFTs, data bus (data scanning) lines 31 e that are connected to the drain electrodes of the TFTs 31 a to transmit the data signal to the pixel cells 31 , etc.
- gate bus (signal) lines 31 d that are connected to the gate electrodes of the TFTs 31 a , 31 b and arranged horizontally to select the pixel TFTs
- data bus (data scanning) lines 31 e that are connected to the drain electrodes of the TFTs
- the total number of the pixel cells 30 is 4800 ⁇ 1200
- the total number of the gate bus lines 31 d is 1200
- the total number of the data bus lines 31 e is 4800.
- the peripheral circuit portion 32 is formed in the frame region around the display portion 31 on the glass substrate 11 , and consists of scanning side circuits 32 a , a digital data driver circuit 32 b , an electrostatic preventing/repairing/precharging circuit 32 c , etc.
- the scanning side circuits 32 a are arranged in the frame regions 11 a on the right/left sides of the display portion 31 , and has a circuit configuration to generate a signal for selecting the gate bus line 31 e .
- the digital data driver circuit 32 b is arranged in the frame region 11 b on the upper side of the glass substrate 11 , and has a circuit configuration to convert a digital video signal being input from the input terminal portion 33 into an analog tone signal and then transmit the data to the display portion 31 at a predetermined timing.
- An analog switch column 32 d is formed between the display portion 31 and the digital data driver circuit 32 b.
- the electrostatic preventing/repairing/precharging circuit 32 c is arranged in the frame region 11 c on the lower side of the display portion 31 .
- the input terminal portion 33 consists of a group of input terminals connected to two locations (ports). Then, 24 or 48 digital signal lines are provided in each port, and various control signal terminals for driving the scanning side circuits 32 a are provided in each port.
- the CMOS inverters 40 , 41 , etc. shown in the first or second embodiment are applied to the scanning side circuits 32 a or the digital data driver circuit 32 b .
- the CMOS analog switches 44 , 45 in the third embodiment of the present invention are applied to the analog switch column 32 d on the data side.
- FIG. 15 is a plan view showing a layout of the data side analog switch columns 32 d that correspond to the red color pixel 30 R, the green color pixel 30 G, and the blue color pixel 30 B.
- Three system CMOS analog switch 45 that corresponds to three data bus lines 31 d is illustrated.
- the data buses 31 d are connected to the output wiring 8 of the CMOS analog switch 45 .
- Three-column analog switches corresponding to respective pixels 30 R, 30 G, 30 B are constructed in parallel by eight CMOS TFTs each having a channel width y 1 of 100 ⁇ m, for example, respectively. Also, an interval y 2 between the CMOS analog switches 45 in each column is set to 5 ⁇ m, for example.
- the liquid crystal display device comprises the display portion 31 having the pixel TFTs 31 a , 31 b and the pixel electrode 31 c , a TFT substrate 51 having the peripheral circuit 32 to which the CMOS inverters 40 , 41 , the CMOS analog switches 42 to 45 , etc. are provided, an opposing substrate 52 on which a black matrix BM, a color filter CF, an opposing electrode 53 , etc. are formed, a sealing 54 for forming a cell gap between both substrates 51 , 52 , alignment films 55 a , 55 b formed on both substrates 51 , 52 corresponding to the display portion 31 , and a liquid crystal material 56 put between both substrates 51 , 52 .
- optical films such as polarization plates 57 a , 57 b , etc. are formed on the outside of the TFT substrate 51 and the outside of the opposing substrate 52 respectively.
- the n-type TFT and the p-type TFT employed in the CMOS circuit are formed in the same island-like semiconductor layer, the margin region required in adding the impurity can be eliminated. Therefore, the occupied area of the semiconductor circuit made of TFTs can be reduced.
- the high performance/multiple function large-scale semiconductor integrated circuits such as the digital driver, DAC, the memory, the I/O circuit, the data processing circuit, CPU, etc. can be built in the ultra high-definition display device, the high performance display device can be manufactured. Also, since the semiconductor integrated circuit can be housed in the narrow peripheral frame region of the display device, the narrower frame, the lighter weight, and the compactness of the display device in which the peripheral circuit is integrally formed can be achieved. In addition, even if the manufacturing equipment with the relatively low processing precision is employed, the relatively high integration density can be obtained and therefore the significant reduction in the production cost of the display device in which the peripheral circuit is integrally formed can be achieved.
Abstract
Description
- This application is based upon and claims priority of Japanese Patent Application No. 2001-100395, filed in Mar. 30, 2001, the contents being incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a display device and a method of manufacturing the same and, more particularly, a display device in which a peripheral circuit or a signal processing circuit having the CMOS field effect transistor is built and a method of manufacturing the same.
- 2. Description of the Prior Art
- In the active matrix liquid crystal display device in which the peripheral circuit or the signal processing circuit is built, the thin film transistors (TFTs) are employed as the CMOS transistors of the analog switch and the inverter in not only the display region but also the peripheral circuit or the signal processing circuit.
- The low-temperature polysilicon technology is utilized in the thin film transistors in the peripheral circuit or the signal processing circuit like the display region.
- The low-temperature crystallizing technology is indispensable to the fabrication of the high performance/low cost peripheral driving circuit TFTs. The typical crystallizing technology practically used at present is the low-temperature crystallizing method using the excimer laser. The silicon crystal thin film with good quality can be formed on the low-melting glass by using the excimer laser.
- The basic forming method of crystallization by using the excimer laser will be given as follows, for example.
- First, the amorphous silicon (a-Si) starting thin film is formed on the glass substrate by using the thin film forming method such as PECVD (Plasma-Enhanced CVD), etc. Then, in order to improve the laser resistant property of the starting thin film, the hydrogen in the a-Si starting thin film is removed by the thermal process at 400 to 450° C. Then, the polysilicon thin film is formed by irradiating the light beam of the excimer laser to the a-Si starting thin film to crystallize the thin film. Then, the crystallinity of the polysilicon thin film is improved by processing the polysilicon thin film in the atmosphere of the hydrogen, the steam, or the like.
- By using such low-temperature polysilicon technology, not only the switching TFT array is formed in the pixel display portion but also the semiconductor integrated circuit is formed in the peripheral circuit portion. Normally the liquid crystal display device in which the peripheral circuit is built is composed of the TFT array of the pixel display portion, the gate driver circuit, and the data driver circuit. Normally, as the data driver circuit, the high performance TFTs having the operation frequency in the range of several megahertz (MHz) to several tens MHz, the field effect mobility of 50 to 300 cm2/Vs, and the appropriate threshold voltage Vth are employed.
- However, the request for the mobility of TFT is not so severe in the gate driver circuit and the pixel display portion. For example, the mobility of more than 20 cm2/Vs may be allowed.
- In contrast, as the new technical trend of the liquid crystal display device, the ultra high-definition display panel and the high-performance built-in large-scale semiconductor circuit are intended.
- First, the ultra high definition display panel will be explained hereunder.
- Because of the progress of the multimedia technology and the mobile technology and the spread of the Internet, it is always needed to read/process a great deal of information. Therefore, the request for the ultra high definition display function of the liquid crystal display device as the man-machine interface is enhanced. For example, the large-size ultra high-definition display device or the mobile small-size ultra high-definition liquid crystal display device, that has 200 dpi or more, is requested in the application fields such as the multi-screen display of the home page of the Internet, the multitasking process, the CAD design, etc.
- Next, the high-performance large-scale semiconductor circuit in which the liquid crystal panel is built will be explained hereunder.
- The technical trend that can implement the intelligent panel or the sheet computer by providing the high-performance large-scale semiconductor integrated circuit in the peripheral circuit portion of the low-temperature polysilicon integral panel is found. For example, it is possible to built the digital driver, the data processing circuit, the memory array, the interface circuit, and CPU in the liquid crystal display panel on the data side.
- The normal thin film transistors are employed as the active elements used in such peripheral circuit. The CMOS inverter using the thin film transistor in the prior art has a planar structure shown in
FIG. 1A and a sectional structure shown inFIG. 1B . In this case, the insulating film is omitted from illustration inFIG. 1A , andFIG. 1B is a sectional view taken along a I-I line in FIG. LA. - In
FIG. 1A andFIG. 1B , afirst polysilicon film 102 and asecond polysilicon film 103 formed at a distance mutually are formed on aninsulating substrate 101. Also,gate electrodes 105, 106 are formed on the first andsecond polysilicon films insulating film 104 respectively. - Also, first and second n+-type
impurity diffusion regions first polysilicon film 102 on both sides of thegate electrode 105. Also, first and second p+-typeimpurity diffusion regions second polysilicon film 103 on both sides of the gate electrode 106. - Accordingly, an n-
type TFT 110 is constructed by thefirst polysilicon film 102, the gateinsulating film 104, and thegate electrode 105, and a p-type TFT 111 is constructed by thesecond polysilicon film 103, the gateinsulating film 104, and the gate electrode 106. The n-type TFT 110 and the p-type TFT 111 are covered with a firstinterlayer insulating film 107. - Also, an
input wiring 112 connected to twogate electrodes 105, 106 via first andsecond contact holes output wiring 113 connected to the first n+-typeimpurity diffusion region 102 a and the second p+-typeimpurity diffusion region 103 b via third andfourth contact holes power supply wiring 114 connected to the first p+-typeimpurity diffusion region 103 a via afifth contact hole 107 e, and aground wiring 115 connected to the second n+-typeimpurity diffusion region 102 b via asixth contact hole 107 f are formed on the first interlayerinsulating film 107. - The
input wiring 112, theoutput wiring 113, thepower supply wiring 114, and theground wiring 115 are covered with a secondinterlayer insulating film 108. - In this case, an input signal Vin is input into the
input wiring 112, an output signal Vout is output from theoutput wiring 113, a power supply voltage VDD is applied to thepower supply wiring 114, and theground wiring 115 is connected to the ground potential GND. - As described above, as the basic design rule of the CMOS circuit in the prior art, TFTs having the different conductivity type are formed on different silicon islands respectively.
- By the way, the liquid crystal display panel, in which the peripheral circuit employing the low-temperature polysilicon in the prior art is built, cannot answer the need for the above technical trend because of following subjects.
- In the liquid crystal display device, as the high definition display makes progress, the pixel pitch becomes small and also the peripheral circuit density becomes extremely high. It is difficult to form the ultra high-definition display panel, in which the digital driver is built and which has 200 dpi or more, by the manufacturing method in the prior art.
- As the first example, in the case of the 8.4-type UXGA panel, the number of pixels is 1600 (horizontal direction)×3×1200 (vertical direction), the display definition is 238 dpi, and the subpixel pitch is 35.5 μm. As the second example, in the case of the 15-type QXGA panel, the number of pixels is 2048 (horizontal direction)×3×1536 (vertical direction), the display definition is 171 dpi, and the subpixel pitch is 49.5 μm.
- Therefore, in order to drive the pixel columns of the one vertical line, the peripheral circuit constructed by several hundreds to several thousands TFTs must be arranged in such narrow pixel pitch region.
- In order to manufacture the high-performance low-temperature polysilicon intelligent panel, the sheet computer, etc., the large scale circuits such as the digital driver, the data processing circuit, the memory array, the interface circuit, the CPU, etc. must be built in the peripheral region. These large-scale integrated circuits must be arranged in the narrow frame region.
- The frame of the liquid crystal panel is in the range of several mm from the edge of the glass substrate because of the requests of lightweight and compactness, and thus the panel having the frame of more than 10 mm is hardly considered. Therefore, in the case of the ultra high-definition panel having the narrow frame, it becomes difficult to built the peripheral circuit in the frame region.
- Also, in order to lower the production cost of the liquid crystal panel, the multiple pattern system is employed on the large-size glass substrate having a diagonal dimension of more than 1 m. Since the size of the substrate is large, the shrinkage of the glass substrate itself is large and thus the alignment precision in the pattern formation is not high such as about 1 μm. Also, it is difficult for the existing large-size pattern forming system (the etching equipment, etc.) to form respective metal layer patterns with the working precision of less than 2 μm. Therefore, the large-scale integrated circuit must be formed in the peripheral circuit portion based on the relatively loose design rule.
- However, since the positional margin to form
respective TFTs TFTs FIGS. 1A and 1B in the narrow frame region, the number of such TFTs is limited. In addition, since the contact holes 107 c to 107 f are formed individually on theimpurity diffusion regions respective TFTs contact holes 107 c to 107 f upon forming them, which makes the higher integration of TFTs much more difficult. - It is an object of the present invention to provide a display device in which a semiconductor circuit in a frame region of a substrate, on which a display panel is formed, can be integrated more highly than the prior art and a method of manufacturing the same.
- The above subjects can be overcome by providing a display device which comprises a semiconductor layer formed on an insulating substrate like an island, a first gate electrode of a first MOS transistor formed on the semiconductor layer via a gate insulating film, a second gate electrode of a second MOS transistor formed on the semiconductor layer via the gate insulating film at a distance from the first gate electrode, first and second one conductivity type impurity introduced regions formed in the semiconductor layer on both sides of the first gate electrode to serve as source/drain of the first MOS transistor, and first and second opposite conductivity type impurity introduced regions formed in the semiconductor layer on both sides of the second gate electrode to serve as source/drain of the second MOS transistor, whereby one of the first and second opposite conductivity type impurity introduced regions is formed to contact mutually to the second one conductivity type impurity introduced region.
- The above subjects can be overcome by providing a display device manufacturing method comprising the steps of forming an amorphous semiconductor layer on an insulating substrate, changing the amorphous semiconductor layer into a crystalline semiconductor layer by irradiating a laser beam onto the amorphous semiconductor layer or by annealing the amorphous semiconductor layer, patterning the crystalline semiconductor layer into an island-like shape, forming a first gate electrode of a first MOS transistor and a second gate electrode of a second MOS transistor on a first region and a second region of the island-like crystalline semiconductor layer via a gate insulating film respectively, forming first and second one conductivity type impurity introduced regions serving as source/drain of the first MOS transistor by introducing one conductivity type impurity into the first region of the crystalline semiconductor layer on both sides of the first gate electrode, forming first and second opposite conductivity type impurity introduced regions serving as source/drain of the second MOS transistor by introducing opposite conductivity type impurity into the second region of the crystalline semiconductor layer on both sides of the second gate electrode, whereby the first opposite conductivity type impurity introduced-region is formed adjacently to the second one conductivity type impurity introduced region, and forming an insulating film on the first MOS transistor and the second MOS transistor, forming a first hole separately in the insulating film in the second one conductivity type impurity introduced region and the first opposite conductivity type impurity introduced region, or forming a second hole in the insulating film to extend over both the second one conductivity type impurity introduced region and the first opposite conductivity type impurity introduced region, and forming a wiring, which is connected to the second one conductivity type impurity introduced region and the first opposite conductivity type impurity introduced region via the first hole or the second hole, on the insulating film.
- According to the present invention, the n-type MOS transistor and the p-type MOS transistor employed in the CMOS circuit are formed in the same island-like semiconductor layer. Therefore, the margin region required to add the impurity can be eliminated, and also the occupied area of the semiconductor circuit made of TFTs can be reduced.
- In addition, since the boundary between the mutually contact impurity introduced regions of the n-type TFT and the p-type TFT is formed zigzag, the holes formed on the boundary between these impurity introduced regions are hard to deviate to one side. Therefore, the alignment margin can be reduced and thus the occupied area of the CMOS circuit can be further reduced.
- Also, according to the present invention, since at least ones of the mutually adjacent impurity introducing regions of the n-type TFT and the p-type TFT formed in the same pattern region are shared to contact, the design area of the CMOS circuit can be much more reduced.
- Accordingly, since the high performance/multiple function large-scale semiconductor integrated circuits such as the digital driver, DAC, the memory, the I/O circuit, the data processing circuit, CPU, etc. can be built in the ultra high-definition display device, the high performance display device can be manufactured. Also, since the semiconductor integrated circuit can be housed in the narrow peripheral frame region of the display device, the narrower frame, the lighter weight and the compactness of the display device in which the peripheral circuit is integrally formed can be achieved. In addition, even if the manufacturing equipment with the relatively low processing precision is employed, the relatively high integration density can be obtained and therefore the significant reduction in the production cost of the display device in which the peripheral circuit is integrally formed can be achieved.
-
FIG. 1A is a plan view showing a semiconductor device constituting a CMOS inverter in the prior art, andFIG. 1B is a sectional view taken along a I-I line inFIG. 1A ; -
FIG. 2 is an equivalent circuit diagram showing a CMOS inverter; -
FIG. 3 is a plan view showing a CMOS inverter device according to a first embodiment of the present invention; -
FIG. 4 is an equivalent circuit diagram showing a CMOS analog switch; -
FIG. 5 is a plan view showing a CMOS analog switch according to the first embodiment of the present invention; -
FIGS. 6A to 6J are sectional views showing steps of manufacturing a CMOS TFT employed in the first embodiment of the present invention; -
FIG. 7 is a plan view showing a CMOS inverter according to a second embodiment of the present invention; -
FIG. 8 is a sectional view showing the CMOS inverter according to the second embodiment of the present invention; -
FIG. 9 is a plan view showing a CMOS analog switch according to the second embodiment of the present invention; -
FIG. 10 is a sectional view showing the CMOS analog switch according to the second embodiment of the present invention; -
FIG. 11 is a plan view showing a CMOS analog switch according to a third embodiment of the present invention; -
FIGS. 12A and 12B are sectional views showing the CMOS analog switch according to the third embodiment of the present invention; -
FIG. 13 is a plan view showing another CMOS analog switch according to the third embodiment of the present invention; -
FIG. 14 is a plan view showing a configuration of a liquid crystal display device according to a fourth embodiment of the present invention; -
FIG. 15 is a plan view showing a device constituting an data side analog switch columns of the liquid crystal display device according to the fourth embodiment of the present invention; and -
FIG. 16 is a sectional view showing a frame region and its peripheral portion of the liquid crystal display device according to the fourth embodiment of the present invention. - Embodiments of the present invention are explained with reference to the accompanying drawings hereinafter as follows.
- In the first embodiment, a CMOS inverter and a CMOS analog switch both having a configuration, in which one n-type impurity diffusion region constituting an n-channel TFT and one p-type impurity diffusion region constituting a p-channel TFT are not separated but formed continuously and adjacently on one silicon island, will be explained hereunder.
- (i) CMOS Inverter
-
FIG. 2 is an equivalent circuit diagram showing a CMOS inverter. InFIG. 2 ,gate electrodes same input wiring 3 respectively. Also, a second source/drain 1 b of the p-ch TFT 1 and a first source/drain 2 a of the n-ch TFT 2 are connected to thesame output wiring 4. In addition, a first source/drain 1 a of the p-ch TFT 1 is connected to apower supply wiring 5, and a second source/drain 2 b of the n-ch TFT 2 is connected to aground wiring 6. -
FIG. 3 is a plan view showing a layout of the device to achieve an equivalent circuit of the CMOS inverter shown inFIG. 2 . In this case, the insulating film on the substrate is omitted from illustration inFIG. 3 . - In
FIG. 3 , an island-like polysilicon (crystallized semiconductor)film 12 is formed on an insulatingsubstrate 11 made of glass. Thefirst gate electrode 1 g is formed on a first region A of thepolysilicon film 12 via a gate insulating film (not shown). Also, thesecond gate electrode 2 g is formed on a second region B via the gate insulating film (not shown). - In the first region A, first and second p+-
type impurity regions polysilicon film 12 on both sides of thefirst gate electrode 1 g. The first and second p+-type impurity regions drain ch TFT 1 inFIG. 1 respectively. In the second region B, first and second n+-type impurity regions polysilicon film 12 on both sides of thesecond gate electrode 2 g. The first and second n+-type impurity regions drain ch TFT 2 inFIG. 1 respectively. - The second p+-
type impurity region 12 b and the first n+-type impurity region 12 c are not separated but connected mutually at the boundary portion (joint portion) between the first region A and the second region B. - The p-
ch TFT 1 consists of the first and second p+-type impurity regions gate electrode 1 g. The n-ch TFT 2 consists of the first and second n+-type impurity regions gate electrode 2 g. The p-ch TFT 1 and the n-ch TFT 2 are covered with an interlayer insulating film described later. - The
input wiring 3 is connected to the first andsecond gate electrodes output wiring 4 is connected mutually to the second p+-type impurity region 12 b and the first n+-type impurity region 12 c via the separate contact holes 13 c, 13 d respectively. In addition, thepower supply wiring 5 is connected to the first p+-type impurity region 12 a via thecontact hole 13 e, and theground wiring 6 is connected to the second n+-type impurity region 12 d via thecontact hole 13 f. - The
CMOS inverter 40 consisting of the p-ch TFT 1 and the n-ch TFT 2, which are formed on such one island-like polysilicon film 12, makes it possible to reduce its occupied area rather than the prior art while suppressing the physical length. - (ii) CMOS Analog Switch
-
FIG. 4 is an equivalent circuit diagram showing a CMOS analog switch. InFIG. 4 , the second source/drain 1 b of the p-ch TFT 1 and the first source/drain 2 a of the n-ch TFT 2 are connected to aninput wiring 7, into which an analog tone signal Vin is input, respectively. Also, the first source/drain 1 a of the p-ch TFT 1 and the second source/drain 2 b of the n-ch TFT 2 are connected to anoutput wiring 8, which is connected to the data bus, respectively. In addition, thegate electrode 1 g of the p-ch TFT 1 is connected to a firstgate leading wiring 9 into which a first block selecting signal Vgp is input, and thegate electrode 2 g of the n-ch TFT 2 is connected to a secondgate leading wiring 10 into which a second block selecting signal Vgn is input. -
FIG. 5 is a plan view showing an layout of the device to achieve an equivalent circuit of the CMOS analog switch shown inFIG. 4 . - In
FIG. 5 , an island-like polysilicon film 14 is formed on an insulatingsubstrate 11 made of glass. Thefirst gate electrode 1 g is formed in the first region A of thepolysilicon film 14 via the gate insulating film (not shown). Thesecond gate electrode 2 g is formed in the second region B of thepolysilicon film 14 via the gate insulating film (not shown). Also, in the first region A, first and second p+-type impurity regions polysilicon film 14 on both sides of thefirst gate 1 g. In addition, in the second region B, first and second n+-type impurity regions polysilicon film 14 on both sides of thesecond gate 2 g. Then, the second n+-type impurity region 14 d and the first p+-type impurity region 14 a are connected mutually at the boundary portion between the first region A and the second region B. - The first and second p+-
type impurity regions drain ch TFT 1 inFIG. 4 respectively. The first and second n+-type impurity regions drain ch TFT 2 inFIG. 4 respectively. - The p-
ch TFT 1 consists of the first and second p+-type impurity regions first gate electrode 1 g. Also, the n-ch TFT 2 consists of the first and second n+-type impurity regions second gate electrode 2 g. - A first
gate leading wiring 9 is connected to thefirst gate electrode 1 g via acontact hole 15 a, and a secondgate leading wiring 10 is connected to thesecond gate electrode 2 g via acontact hole 15 b. Also, aninput wiring 7 is connected to the second p+-type impurity region 14 b and the first n+-type impurity region 14 c, both positioned adjacently, via separate contact holes 15 c, 15 d. In this case, thecontact hole 15 c formed on the second p+-type impurity region 14 b and thecontact hole 15 d formed on the first n+-type impurity region 14 c are formed at plural locations. In addition, theoutput wiring 8 is connected to the first p+-type impurity region 14 a and the second n+-type impurity region 14 d, which are located on both sides of the island-like polysilicon film 14, via separate contact holes 15 e, 15 f respectively. - The
CMOS analog switch 42 consisting of the p-ch TFT 1 and the n-ch TFT 2, which are formed on such one island-like polysilicon film 14, makes it possible to reduce its occupied area rather than the prior art while suppressing the physical lateral width. - (iii) CMOS TFT Manufacturing Steps
- The CMOS TFT applied to either the
CMOS inverter 40 shown inFIG. 3 or theCMOS analog switch 42 shown inFIG. 5 will be formed via following steps. -
FIGS. 6A to 6D,FIGS. 7A to 7C, andFIGS. 8A to 8C are sectional views showing steps of forming the CMOS TFT and the wiring, which are viewed from a II-II line inFIG. 3 or a III-III line inFIG. 5 . - First, as shown in
FIG. 6A , SiO2 of 200 to 300 nm thickness is formed as an underlying insulatingfilm 16 on the insulatingsubstrate 11, that is made of glass or resin film, by the plasma-enhanced CVD (PECVD) method. As the underlying insulatingfilm 16, a double-layered structure consisting of silicon nitride (SiNx; x is component number) film of 50 nm thickness and the SiO2 film of 50 nm thickness may be constructed. - Then, an intrinsic amorphous silicon (a-Si)
film 17 of 30 to 50 nm thickness is formed on the underlying insulatingfilm 16 by the PECVD method. The p-type impurity or the n-type impurity may be added to thea-Si film 17 to adjust the threshold voltage of TFT in forming thea-Si film 17 or after the film formation. - Then, as shown in
FIG. 6B , thea-Si film 17 is crystallized by irradiating the excimer laser beam onto thea-Si film 17 and is changed into a polysilicon (poly-Si)film 17 s. - As the excimer laser beam, the XeCl excimer laser whose wavelength is 308 nm is employed, the beam emitted from the laser oscillator is shaped into the rectangular beam having a width of 0.1 to 1.0 mm and a length of 200 to 1000 mm, i.e., the linear beam, by controlling the optical system, and this linear beam is irradiated onto the a-Si film to scan. In the first embodiment, the scanning direction of the laser beam is controlled so as to intersect orthogonally with the drain current flowing direction of TFT. If in this manner, the generation of the stripped pattern in the
polysilicon film 17 s due to the laser beam scan can be relaxed and the variation in crystallinity can be suppressed, so that the yield and the display performance can be improved. - Then, as shown in
FIG. 6C , an island-like resist pattern (not shown) in which two TFTs can be formed is formed on thepolysilicon film 17 s. Then, thepolysilicon film 17 s is shaped into the island by etching thepolysilicon film 17 s while using this resist pattern as a mask. Then, this thepolysilicon film 17 s is used as the semiconductor active layer. - The
polysilicon film 17 s shaped into the island corresponds to thepolysilicon films FIG. 3 andFIG. 5 . If theCMOS inverter 40 is to be formed, a planar shape of thepolysilicon film 17 s has a length of 4 to 6 μm in the direction along which the current flows and a length (width) of 10 to 100 μm in the direction which is perpendicular to the current direction. Also, if theCMOS analog switch 42 is to be formed, a planar shape of thepolysilicon film 17 s has a length of 4 to 6 μm in the direction along which the current flows and a length (width) of 10 to 100 μm in the direction which is perpendicular to the current direction. - In the
polysilicon film 17 s in the first embodiment, the first region A in which the p-ch TFT is formed and the second region B in which the n-ch TFT is formed are not separated mutually but formed continuously as the common island. If thepolysilicon film 17 s formed as such common island is employed, the integration density of the CMOS circuit can be enhanced more highly as described later. - Then, as shown in
FIG. 6D , the SiO2 film of 80 to 150 nm thickness is formed as agate insulating film 18 on the underlying insulatingfilm 16 containing the island-like polysilicon film 17 s by the PECVD method. As thegate insulating film 18, a double-layered structure consisting of the SiO2 film and the SiNx film may be employed. In this case, it is desired that a thickness of the SiNx film serving as the lower layer should be set to less than ⅓ of the total thickness of thegate insulating film 18. - Then, as shown in
FIG. 6E , an aluminum alloy (AlNd) film which acts as the gate electrode and into which neodymium is added is formed on thegate insulating film 18 by the DC/RF sputter equipment to have a thickness of 300 to 400 nm. As the material of the gate electrode, the metal film except the aluminum alloy or the polysilicon film into which the impurity is added may be employed. - Then, the photoresist (not shown) is coated on the aluminum alloy film, and then shaped into shapes of a predetermined gate electrode pattern and a wiring pattern by exposing/developing such photoresist. Then, the AlNd film is etched by using the photoresist as a mask, and thus the
first gate electrode 1 g, thesecond gate electrode 2 g, and the wiring (not shown), all made of the AlNd film, are formed. - The
first gate electrode 1 g is formed in the portion that passes through the center of the first region A of thepolysilicon film 17 s. Also, thesecond gate electrode 2 g is formed in the portion that passes through the center of the second region B of thepolysilicon film 17 s. Then, the photoresist is removed. - Then, the n-type impurity is introduced into the overall surface of the substrate by using the first and
second gate electrodes FIG. 6F , if the p-type impurity is selectively introduced only into the first region A at the high concentration while using thefirst gate electrode 1 g as a mask in the situation that the second region B is covered with the photoresist (mask) R, first and second p+-type impurity regions polysilicon film 17 s on both sides of thefirst gate electrode 1 g by using the first photoresist and also first and second n+-type impurity regions polysilicon film 17 s on both sides of thesecond gate electrode 2 g. - The introduction of the impurity into the
polysilicon film 17 s is carried out by the plasma doping method or the ion-implanting method. Phosphorus (P), arsenic (As), or the like is introduced as the n-type impurity, and boron (B), or the like is introduced as the p-type impurity. The p-type impurity concentration of the p+-type impurity regions type impurity regions - Then, the p-type impurity and the n-type impurity that have been introduced into the
polysilicon film 17 s are activated by the excimer laser. As the approach of activating the impurity, the annealing process at more than 300° C. or the lamp heating process may be employed. - The first and second p+-
type impurity regions type impurity regions FIG. 3 or the first and second p+-type impurity regions FIG. 5 . Also, the first and second n+-type impurity regions type impurity regions FIG. 3 or the first and second n+-type impurity regions FIG. 5 . - Accordingly, the p-
ch TFT 1 is composed of thefirst gate electrode 1 g, thegate insulating film 18, and the p+-type impurity regions ch TFT 2 is composed of thesecond gate electrode 2 g, thegate insulating film 18, and the n+-type impurity regions - Then, as shown in
FIG. 6G , the SiO2 film and the SiNx film are formed as a firstinterlayer insulating film 19 on the overall upper surface of the substrate by the PECVD method. In the first embodiment, respective thicknesses of the SiO2 film and the SiNx film are set to 60 nm and 400 nm. As the firstinterlayer insulating film 19, one of the SiO2 film and the SiNx film, the organic resin film, or the like may be formed. - Then, the resist pattern (not shown) in which a contact window is opened is formed on the first
interlayer insulating film 19, and then the firstinterlayer insulating film 19 is etched by dry etching while using the resist pattern as a mask. Accordingly, as shown inFIG. 6H , first to sixth contact holes 19 a to 19 f are formed independently on the first and second p+-type impurity regions type impurity regions second gate electrodes - The
first contact hole 19 a corresponds to the contact holes 13 e, 15 e on the first p+-type impurity regions FIG. 3 andFIG. 5 . Thesecond contact hole 19 b corresponds to the contact holes 13 a, 15 a on thefirst gate electrode 1 g shown inFIG. 3 andFIG. 5 . Thethird contact hole 19 c corresponds to the contact holes 13 c, 15 c on the second p+-type impurity regions FIG. 3 andFIG. 5 . Thefourth contact hole 19 d corresponds to the contact holes 13 d, 15 d on the first n+-type impurity regions FIG. 3 andFIG. 5 . Thefifth contact hole 19 e corresponds to the contact holes 13 b, 15 b on thesecond gate electrode 2 g shown inFIG. 3 andFIG. 5 . Thesixth contact hole 19 f corresponds to the contact holes 13 f, 15 f on the second n+-type impurity regions FIG. 3 andFIG. 5 . - Then, a metal film having a triple-layered structure consisting of titanium/aluminum/titanium is formed on the first
interlayer insulating film 19 and in the first to sixth contact holes 19 a to 19 f by the DC/RF sputter to have thicknesses of 100/300/50 nm respectively. Then, a resist pattern (not shown) having predetermined wiring patterns is formed on the metal film having the triple-layered structure, and then first to fifthpredetermined wirings 20 a to 20 e are formed by dry-etching the metal film having the triple-layered structure while using the resist pattern as a mask.FIG. 6I shows the state that the resist pattern is removed. - The
first wiring 20 a corresponds to thepower supply wiring 5 shown inFIG. 3 or theoutput wiring 8 shown inFIG. 5 , and is connected to the first p+-type impurity region 17 a via thefirst contact hole 19 a. Thesecond wiring 20 b corresponds to theinput wiring 3 shown inFIG. 3 or the firstgate leading wiring 9 shown inFIG. 5 , and is connected to thefirst gate electrode 1 g via thesecond contact hole 19 b. Thethird wiring 20 c corresponds to theoutput wiring 4 shown inFIG. 3 or theinput wiring 7 shown inFIG. 5 , and is connected to the second p+-type impurity region 17 b and the first n+-type impurity region 17 c via the third and fourth contact holes 19 c, 19 d. Thefourth wiring 20 d corresponds to theinput wiring 3 shown inFIG. 3 or the secondgate leading wiring 10 shown inFIG. 5 , and is connected to thesecond gate electrode 2 g via thefifth contact hole 19 e. Thefifth wiring 20 e corresponds to theinput wiring 3 shown inFIG. 3 or theoutput wiring 8 shown inFIG. 5 , and is connected to the second n+-type impurity region 17 d via thesixth contact hole 19 f. - After the first to
fifth wirings 20 a to 20 e are formed as described above, as shown inFIG. 6J , a secondinterlayer insulating film 21 for covering the first tofifth wirings 20 a to 20 e is formed on the overall upper surface of the firstinterlayer insulating film 19. In the first embodiment, the acrylic resin of 3000 nm thickness is formed as the secondinterlayer insulating film 21 to get the flat surface. As the secondinterlayer insulating film 21, the SiO2 film or the SiNx film, or other resinous insulating film may be formed. - With the above, the first embodiment is explained by using the example in which the CMOS TFT is formed on the insulating
substrate 11. It is of course that the structure of the present invention can be applied to the CMOS SOI (Silicon-On-Insulator) field effect transistor using the single crystal silicon, or the semiconductor integrated circuit formed by using such transistors. - As described above, according to the first embodiment of the present invention, the silicon island regions in which the p-ch TFT and the n-ch TFT constituting the CMOS TFT are to be formed are not separated but formed continuously, and thus the n+-type impurity regions and the p+-type impurity regions are formed in the same silicon island region. Therefore, the occupied areas of the inverter and the analog switch as the basic elements of the CMOS circuit can be reduced rather than the prior art.
- As a result, the occupied areas of the CMOS digital circuits or the CMOS analog circuits, that consist of the inverter and the analog switch, can be reduced, and thus the higher density TFT integrated circuit can be constructed by the same design rule as the prior art.
- In a second embodiment, a CMOS TFT having such a configuration that mutually neighboring source/drain regions of the p-channel thin film transistor and the n-channel thin film transistor are formed continuously not to leave a space between them and neighboring n-type source/drain and p-type source/drain are connected to the same wiring via one contact hole will be explained hereunder.
-
FIG. 7 is a plan view showing a layout of a CMOS inverter according to a second embodiment of the present invention, andFIG. 8 is a sectional view taken along a IV-IV line inFIG. 7 . InFIG. 7 andFIG. 8 , the same references as those inFIG. 3 andFIG. 6J denote the same elements. - A
CMOS inverter 41 inFIG. 7 employs the p-ch TFT 1 and the n-ch TFT 2 disclosed in the first embodiment, and has such a configuration that acontact hole 13 h is formed at the boundary portion between a second p+-type impurity region 12 b serving as one source/drain of the p-ch TFT 1 and a first n+-type impurity region 12 c serving as one source/drain of the n-ch TFT 2 and its peripheral portion and also theoutput wiring 4 is connected to the second p+-type impurity region 12 b and the first n+-type impurity region 12 c via thecontact hole 13 h. - According to this, the second p+-
type impurity region 12 b of the p-ch TFT 1 and the first n+-type impurity region 12 c of the n-ch TFT 2, which constitute theCMOS inverter 41, are formed continuously not to separate mutually and also the number of the contact portion between theseimpurity regions output wiring 4 is one. Therefore, since the margin necessary for the formation of the contact hole can be reduced smaller than the first embodiment, a height of theCMOS inverter 41 circuit can be further suppressed rather than the first embodiment. In addition, since the connected portion of theoutput wiring 4 to the second p+-type impurity region 12 b and the first n+-type impurity region 12 c is the semiconductor layer-metal ohmic contact, the small contact resistance can be obtained. -
FIG. 9 is a plan view showing a layout of a CMOS analog switch according to the second embodiment of the present invention, andFIG. 10 is a sectional view taken along a V-V line inFIG. 9 . InFIG. 9 andFIG. 10 , the same references as those inFIG. 5 andFIG. 6J denote the same elements. - A
CMOS analog switch 43 inFIG. 9 employs the p-ch TFT 1 and the n-ch TFT 2 disclosed in the first embodiment, and has such a configuration that acontact hole 15 h is formed at the boundary portion between a second p+-type impurity region 14 b serving as one source/drain of the p-ch TFT 1 and a first n+-type impurity region 14 c serving as one source/drain of the n-ch TFT 2 and its peripheral portion and also theinput wiring 7 is connected to the second p+-type impurity region 14 b and the first n+-type impurity region 14 c via thecontact hole 15 h. - According to this, the second p+-
type impurity region 14 b of the p-ch TFT 1 and the first n+-type impurity region 14 c of the n-ch TFT 2, which constitute theCMOS analog switch 43, are formed continuously not to separate mutually and also the number of the contact portion between theseimpurity regions input wiring 7 is one in the current direction. Therefore, since the margin necessary for the formation of the contact hole can be reduced smaller than the first embodiment, a lateral width of theCMOS analog switch 43 can be further suppressed rather than the first embodiment. In addition, since the connected portion of theoutput wiring 4 to the second p+-type impurity region 14 b and the first n+-type impurity region 14 c is the semiconductor layer-metal ohmic contact, the small contact resistance can be obtained. - In
FIG. 9 , a plurality of contact holes 15 h are formed on the boundary line between the second p+-type impurity region 14 b and the first n+-type impurity region 14 c. In this case, these contact holes 15 h may be formed as one long and narrow slit-like contact hole. - The steps of forming the CMOS inverter and the CMOS analog switch in the second embodiment are similar to those in the first embodiment except the contact hole forming position at the boundary portion between the mutually neighboring p+-type impurity region and n+-type impurity region and its peripheral portion.
- In a third embodiment, a CMOS analog switch having such a configuration that mutually neighboring source/drain regions of the p-channel thin film transistor and the n-channel thin film transistor are formed continuously not to leave a space between them and contact portions of the n-type source/drain and contact portions of the p-type source/drain are aligned on a straight line by arranging zigzag the boundary portions (joint portions) between neighboring n-type source/drain and p-type source/drain will be explained hereunder.
-
FIG. 11 is a plan view showing a layout of a CMOS analog switch according to the third embodiment of the present invention,FIG. 12A is a sectional view taken along a VI-VI line inFIG. 11 , andFIG. 12B is a sectional view taken along a VII-VII line inFIG. 11 . InFIG. 11 andFIG. 12 , the same references as those inFIG. 5 andFIG. 6J denote the same elements. - In order to flow the large current, the
polysilicon film 14 of the p-ch TFT 1 and the n-ch TFT 2, which constitute the CMOS analog switch, is formed long in the direction perpendicular to the current direction in contrast to thepolysilicon film 12 of the CMOS inverter. - Therefore, as shown in
FIG. 11 , a second p+-type impurity region 14 e and a first n+-type impurity region 14 f, which are located adjacently in the region between twogate electrodes CMOS analog switch 44, are arranged alternatively in the direction perpendicular to the current direction. In other words, the shape of the boundary portion (joint portion) between the second p+-type impurity region 14 e and the first n+-type impurity region 14 f is formed like the teeth of comb along the extending direction of thegate electrodes FIG. 6F , which is used to dope the p-type impurity into thepolysilicon film 14, into the shape like the teeth of comb, which is obtained by connecting the S-shapes successively when viewed from the top. - Also, contact holes 15 j, 15 k are formed on a plurality of alternatively-interlaced projected portions of the second p+-
type impurity region 14 e and the first n+-type impurity region 14 f of the firstinterlayer insulating film 19 respectively such that they are aligned in almost parallel with thegate electrodes - Then, the
input wiring 7 is ohmic-connected to the second p+-type impurity region 14 e and the first n+-type impurity region 14 f via these contact holes 15 j, 15 k. - The most striking feature of the third embodiment resides in that the second p+-
type impurity region 14 e of the p-ch TFT 1 and the first n+-type impurity region 14 f of the n-ch TFT 2 are arranged alternatively near the boundary in one direction in the region put between thegate electrodes TFTs - Accordingly, the portion in which only the p+-
type impurity region 14 e and themetal input wiring 7 are ohmic-connected, as shown inFIG. 12A , and the portion in which only the n+-type impurity region 14 f and themetal input wiring 7 are ohmic-connected, as shown inFIG. 12B , are formed. - In this manner, the physical width of the CMOS analog switch can be reduced rather than the two-column contact configuration shown in
FIG. 5 , and thus the occupied area can be reduced much more. - By the way, in the
CMOS analog switch 44 shown inFIG. 11 , both the total number of the contact holes between the p+-type impurity region 14 e and theinput wiring 7 and the total number of the contact holes between the n+-type impurity region 14 f and theinput wiring 7 are reduced rather than theCMOS analog switch 42 shown inFIG. 5 . Therefore, theCMOS analog switch 44 has a fear for the reduction in the ON current and the increase in the ON resistance because of the increase in the contact resistance and the bulk resistance. - However, as results of the TEG design/evaluation of a plurality of CMOS analog switches that verify the present invention, the inventors of the present invention have found that the reduction in the ON current and the increase in the ON resistance do not appear in the element shown in
FIG. 11 in contrast to the element shown inFIG. 5 . Therefore, the above fear can be overcome. -
FIG. 13 is anotherCMOS analog switch 45 obtained by varying the element inFIG. 11 . As the most striking feature of the present variation, there is shown such a configuration that one long and narrow slit-like contact hole 15 k is formed in the firstinterlayer insulating film 19 in the region, in which the second p+-type impurity region 14 e of the p-ch TFT 1 and the first n+-type impurity region 14 f of the n-ch TFT 2 are arranged alternatively, in the direction parallel with the extending direction of the gate electrodes Ig, 2 g and that theinput wiring 7 is ohmic-connected to both the second p+-type impurity region 14 e and the first n+-type impurity region 14 f via the slit-like contact hole 15 k. - In this manner, if the contact holes are not provided individually in the projected regions at the boundary between the second p+-
type impurity region 14 e and the second p+-type impurity region 14 e but one slit-like contact hole 15 k is provided, not only the contact resistance can be reduced but also there is no need that the processing margin should be taken into account to prevent the deviation from the linear boundary line, as shown inFIG. 11 . Therefore, the effective contact area of thecontact hole 15 k can be reduced and also the further miniaturization can be achieved. - In the third embodiment, the same effects and advantages as those in the first and second embodiments can also be achieved. Also, the formation of the CMOS inverter and the CMOS analog switch in the third embodiment is similar to the first embodiment except the step of forming the boundary between the p+-type impurity region and the n+-type impurity region, that are located mutually adjacently, and the forming position of the contact holes.
- In a fourth embodiment, particular applications of the CMOS TFT shown in the first to third embodiments will be explained hereunder. Here, the ultra high-definition liquid crystal display device in which the low-temperature polysilicon peripheral circuit is integrally formed is exemplified. However, the CMOS TFT can be similarly applied to the active display device employing the TFT substrate such as the organic EL, etc.
-
FIG. 14 is a schematic view showing a low-temperature polysilicon liquid crystal display device according to the fourth embodiment. - The liquid crystal display device shown in
FIG. 16 consists of three portions of adisplay portion 31 having a plurality of pixel cells, aperipheral circuit portion 32, and aninput terminal portion 33. - The
display portion 31 has a plurality ofpixel cells 30 each consisting ofdouble-gate TFTs pixel electrode 31 c connected to one source electrodes of thedouble-gate TFTs pixel cells 30 are arranged in a matrix fashion. Also, thedisplay portion 31 has gate bus (signal) lines 31 d that are connected to the gate electrodes of theTFTs lines 31 e that are connected to the drain electrodes of theTFTs 31 a to transmit the data signal to thepixel cells 31, etc. - For example, in the UXGA
format display portion 31, the total number of thepixel cells 30 is 4800×1200, the total number of thegate bus lines 31 d is 1200, and the total number of thedata bus lines 31 e is 4800. - The
peripheral circuit portion 32 is formed in the frame region around thedisplay portion 31 on theglass substrate 11, and consists of scanningside circuits 32 a, a digitaldata driver circuit 32 b, an electrostatic preventing/repairing/precharging circuit 32 c, etc. - The
scanning side circuits 32 a are arranged in theframe regions 11 a on the right/left sides of thedisplay portion 31, and has a circuit configuration to generate a signal for selecting thegate bus line 31 e. Also, the digitaldata driver circuit 32 b is arranged in theframe region 11 b on the upper side of theglass substrate 11, and has a circuit configuration to convert a digital video signal being input from theinput terminal portion 33 into an analog tone signal and then transmit the data to thedisplay portion 31 at a predetermined timing. An analog switch column 32 d is formed between thedisplay portion 31 and the digitaldata driver circuit 32 b. - The electrostatic preventing/repairing/
precharging circuit 32 c is arranged in theframe region 11 c on the lower side of thedisplay portion 31. - Also, the
input terminal portion 33 consists of a group of input terminals connected to two locations (ports). Then, 24 or 48 digital signal lines are provided in each port, and various control signal terminals for driving thescanning side circuits 32 a are provided in each port. - The CMOS inverters 40, 41, etc. shown in the first or second embodiment are applied to the
scanning side circuits 32 a or the digitaldata driver circuit 32 b. The CMOS analog switches 44, 45 in the third embodiment of the present invention are applied to the analog switch column 32 d on the data side. -
FIG. 15 is a plan view showing a layout of the data side analog switch columns 32 d that correspond to thered color pixel 30R, thegreen color pixel 30G, and theblue color pixel 30B. Three systemCMOS analog switch 45 that corresponds to threedata bus lines 31 d is illustrated. Thedata buses 31 d are connected to theoutput wiring 8 of theCMOS analog switch 45. Three-column analog switches corresponding torespective pixels - A pixel pitch x between
respective pixels - The analog tone signals Vin(R), Vin(G), Vin(B) that are supplied from the analog output buffer (not shown) of the digital
data driver circuit 32 b to theinput wiring 7 of the CMOS TFT are output to theoutput wiring 8, i.e., thedata bus line 31 d, via theCMOS analog switch 45 in response to the block selection signals Vgn, Vgp that control the timing, and then converted into the light video signal, that is visible to the human being, by the electro-optic converting function of theliquid crystal cells 30. -
FIG. 16 is a panel sectional view of the low-temperature polysilicon liquid crystal display device. - In
FIG. 16 , the liquid crystal display device comprises thedisplay portion 31 having thepixel TFTs pixel electrode 31 c, aTFT substrate 51 having theperipheral circuit 32 to which theCMOS inverters substrate 52 on which a black matrix BM, a color filter CF, an opposingelectrode 53, etc. are formed, a sealing 54 for forming a cell gap between bothsubstrates alignment films substrates display portion 31, and aliquid crystal material 56 put between bothsubstrates polarization plates TFT substrate 51 and the outside of the opposingsubstrate 52 respectively. - According to the fourth embodiment, since the CMOS TFT and its circuit disclosed in the first to third embodiments are employed, the high performance TFT integrated circuit can be arranged in the narrow region which corresponds to the pixel pitch in the ultra high-definition display device and in which the
peripheral circuit 32 is formed. As a result, the liquid crystal display device or the organic EL display device, in which the high performance peripheral circuit is built, can be accomplished. - As described above, according to the present invention, since the n-type TFT and the p-type TFT employed in the CMOS circuit are formed in the same island-like semiconductor layer, the margin region required in adding the impurity can be eliminated. Therefore, the occupied area of the semiconductor circuit made of TFTs can be reduced.
- Also, according to the present invention, since at least ones of the mutually adjacent impurity introducing regions of the n-type TFT and the p-type TFT formed in the same pattern region are shared to contact, the design area of the CMOS circuit can be much more reduced.
- Accordingly, since the high performance/multiple function large-scale semiconductor integrated circuits such as the digital driver, DAC, the memory, the I/O circuit, the data processing circuit, CPU, etc. can be built in the ultra high-definition display device, the high performance display device can be manufactured. Also, since the semiconductor integrated circuit can be housed in the narrow peripheral frame region of the display device, the narrower frame, the lighter weight, and the compactness of the display device in which the peripheral circuit is integrally formed can be achieved. In addition, even if the manufacturing equipment with the relatively low processing precision is employed, the relatively high integration density can be obtained and therefore the significant reduction in the production cost of the display device in which the peripheral circuit is integrally formed can be achieved.
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/154,446 US20050231657A1 (en) | 2001-03-30 | 2005-06-16 | Display device and method of manufacturing the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001-100395 | 2001-03-30 | ||
JP2001100395A JP4662647B2 (en) | 2001-03-30 | 2001-03-30 | Display device and manufacturing method thereof |
US10/104,357 US6919933B2 (en) | 2001-03-30 | 2002-03-22 | Display device and method of manufacturing the same |
US11/154,446 US20050231657A1 (en) | 2001-03-30 | 2005-06-16 | Display device and method of manufacturing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/104,357 Division US6919933B2 (en) | 2001-03-30 | 2002-03-22 | Display device and method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050231657A1 true US20050231657A1 (en) | 2005-10-20 |
Family
ID=18953838
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/104,357 Expired - Lifetime US6919933B2 (en) | 2001-03-30 | 2002-03-22 | Display device and method of manufacturing the same |
US11/154,446 Abandoned US20050231657A1 (en) | 2001-03-30 | 2005-06-16 | Display device and method of manufacturing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/104,357 Expired - Lifetime US6919933B2 (en) | 2001-03-30 | 2002-03-22 | Display device and method of manufacturing the same |
Country Status (4)
Country | Link |
---|---|
US (2) | US6919933B2 (en) |
JP (1) | JP4662647B2 (en) |
KR (1) | KR100861519B1 (en) |
TW (1) | TW536830B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040183133A1 (en) * | 2003-03-20 | 2004-09-23 | Sharp Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US20070108483A1 (en) * | 2005-11-14 | 2007-05-17 | Samsung Electronics Co., Ltd | Thin film transistor and method of fabricating the same |
US20080012812A1 (en) * | 2006-07-11 | 2008-01-17 | Seiko Epson Corporation | Electro-optical device and electronic apparatus including same |
US20080231576A1 (en) * | 2007-03-19 | 2008-09-25 | Sony Corporation | Pixel circuit and display apparatus as well as fabrication method for display apparatus |
US20160020117A1 (en) * | 2014-07-21 | 2016-01-21 | Applied Materials, Inc. | Scanned pulse anneal apparatus and methods |
US11909091B2 (en) | 2020-05-19 | 2024-02-20 | Kymeta Corporation | Expansion compensation structure for an antenna |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001196594A (en) * | 1999-08-31 | 2001-07-19 | Fujitsu Ltd | Thin-film transistor, liquid-crystal display substrate, and manufacturing method therefor |
KR20040034114A (en) * | 2002-10-21 | 2004-04-28 | 삼성전자주식회사 | Thin film transistor array panel |
KR100624428B1 (en) * | 2003-12-30 | 2006-09-19 | 삼성전자주식회사 | Poly crystalline Si semiconductor and fabricating method thereof |
US7414264B2 (en) * | 2003-12-30 | 2008-08-19 | Samsung Electronics Co., Ltd. | Poly crystalline silicon semiconductor device and method of fabricating the same |
KR100603832B1 (en) * | 2004-05-03 | 2006-07-24 | 엘지.필립스 엘시디 주식회사 | Multi-channel LTPS TFT and manufacture method for thereof |
US9138075B2 (en) | 2005-09-12 | 2015-09-22 | Rtc Industries, Inc. | Product management display system |
US10952546B2 (en) | 2005-09-12 | 2021-03-23 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US9173504B2 (en) | 2005-09-12 | 2015-11-03 | Rtc Industries, Inc. | Product management display system |
US11259652B2 (en) | 2005-09-12 | 2022-03-01 | Rtc Industries, Inc. | Product management display system |
US9486088B2 (en) | 2005-09-12 | 2016-11-08 | Rtc Industries, Inc. | Product management display system |
US7823734B2 (en) | 2005-09-12 | 2010-11-02 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US8978904B2 (en) | 2005-09-12 | 2015-03-17 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US9232864B2 (en) | 2005-09-12 | 2016-01-12 | RTC Industries, Incorporated | Product management display system with trackless pusher mechanism |
US9265358B2 (en) | 2005-09-12 | 2016-02-23 | RTC Industries, Incorporated | Product management display system |
US8453850B2 (en) | 2005-09-12 | 2013-06-04 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US11344138B2 (en) | 2005-09-12 | 2022-05-31 | Rtc Industries, Inc. | Product management display system |
US10285510B2 (en) | 2005-09-12 | 2019-05-14 | Rtc Industries, Inc. | Product management display system |
US9750354B2 (en) | 2005-09-12 | 2017-09-05 | Rtc Industries, Inc. | Product management display system |
US8863963B2 (en) | 2005-09-12 | 2014-10-21 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US9060624B2 (en) | 2005-09-12 | 2015-06-23 | Rtc Industries, Inc. | Product management display system with rail mounting clip |
US8739984B2 (en) | 2005-09-12 | 2014-06-03 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US8312999B2 (en) | 2005-09-12 | 2012-11-20 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US9259102B2 (en) | 2005-09-12 | 2016-02-16 | RTC Industries, Incorporated | Product management display system with trackless pusher mechanism |
US9265362B2 (en) | 2005-09-12 | 2016-02-23 | RTC Industries, Incorporated | Product management display system |
US8967394B2 (en) | 2005-09-12 | 2015-03-03 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US11583109B2 (en) | 2005-09-12 | 2023-02-21 | Rtc Industries, Inc. | Product management display system with trackless pusher mechanism |
US7757890B2 (en) * | 2005-10-12 | 2010-07-20 | Rtc Industries, Inc. | Cylindrical container dispenser |
US7607584B2 (en) * | 2006-04-26 | 2009-10-27 | International Business Machines Corporation | Verification of a biometric identification |
JP5148932B2 (en) * | 2006-06-30 | 2013-02-20 | 株式会社半導体エネルギー研究所 | Semiconductor device |
WO2008051996A2 (en) | 2006-10-23 | 2008-05-02 | Rtc Industries, Inc. | Merchandising system with flippable column |
US8704216B2 (en) | 2009-02-27 | 2014-04-22 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
JP5581261B2 (en) * | 2011-04-27 | 2014-08-27 | 株式会社ジャパンディスプレイ | Semiconductor device, display device and electronic apparatus |
KR101960076B1 (en) * | 2013-01-31 | 2019-03-20 | 삼성디스플레이 주식회사 | Display device |
US10154739B2 (en) | 2013-12-02 | 2018-12-18 | Retail Space Solutions Llc | Universal merchandiser and methods relating to same |
USD801734S1 (en) | 2014-12-01 | 2017-11-07 | Retail Space Solutions Llc | Shelf management parts |
JP6497852B2 (en) * | 2014-06-12 | 2019-04-10 | 株式会社ジャパンディスプレイ | Thin film transistor device |
CN104465674B (en) * | 2014-12-31 | 2018-01-02 | 深圳市华星光电技术有限公司 | Low temperature polycrystalline silicon (LTPS) product structure and manufacture method |
CN105842941B (en) * | 2015-01-13 | 2019-07-05 | 群创光电股份有限公司 | Display panel |
TWI575756B (en) * | 2015-01-13 | 2017-03-21 | 群創光電股份有限公司 | Display panel |
US9955802B2 (en) | 2015-04-08 | 2018-05-01 | Fasteners For Retail, Inc. | Divider with selectively securable track assembly |
EP3402371B1 (en) | 2016-01-13 | 2020-03-04 | RTC Industries, Inc. | Merchandise display system with an anti-splay device |
US10959540B2 (en) | 2016-12-05 | 2021-03-30 | Retail Space Solutions Llc | Shelf management system, components thereof, and related methods |
WO2018200997A1 (en) | 2017-04-27 | 2018-11-01 | Retail Space Solutions Llc | Shelf-mounted tray and methods relating to same |
BR112019026826A2 (en) | 2017-06-16 | 2020-06-30 | Rtc Industries, Inc. | product display management system with railless boost mechanism |
CN107706224B (en) * | 2017-09-30 | 2020-09-04 | 武汉华星光电技术有限公司 | Display panel and manufacturing method thereof |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563427A (en) * | 1993-02-10 | 1996-10-08 | Seiko Epson Corporation | Active matrix panel and manufacturing method including TFTs having variable impurity concentration levels |
US5703744A (en) * | 1995-05-25 | 1997-12-30 | Sharp Kabushiki Kaisha | Circuit substrate including anodization control means |
US5977587A (en) * | 1995-06-29 | 1999-11-02 | Rohm Co., Ltd. | Semiconductor device and a method for wiring of a semiconductor device |
US6104041A (en) * | 1994-08-24 | 2000-08-15 | Sarnoff Corporation | Switching circuitry layout for an active matrix electroluminescent display pixel with each pixel provided with the transistors |
US6137120A (en) * | 1993-11-19 | 2000-10-24 | Mega Chips Corporation | Semiconductor device and method of fabricating the same |
US6255695B1 (en) * | 1996-09-20 | 2001-07-03 | Semiconductor Energy Laboratory Co., Ltd. | TFT CMOS logic circuit having source/drain electrodes of differing spacing from the gate electrode for decreasing wiring capacitance and power consumption |
US6317173B1 (en) * | 1997-12-31 | 2001-11-13 | Samsung Electronics Co., Ltd. | Liquid crystal displays, manufacturing methods and a driving method thereof |
US6429059B2 (en) * | 1997-09-24 | 2002-08-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for producing it |
US6590229B1 (en) * | 1999-01-21 | 2003-07-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and process for production thereof |
US6680223B1 (en) * | 1997-09-23 | 2004-01-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US6825495B1 (en) * | 2003-05-12 | 2004-11-30 | Au Optronics Corporation | CMOS transistor and CMOS-based device |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60143656A (en) * | 1983-12-29 | 1985-07-29 | Fujitsu Ltd | Semiconductor device |
JPS60186053A (en) * | 1984-03-06 | 1985-09-21 | Seiko Epson Corp | Thin film complementary mos circuit |
JPS6415981A (en) * | 1987-07-09 | 1989-01-19 | Ricoh Kk | Thin film transistor |
JPH0357948U (en) * | 1989-10-06 | 1991-06-05 | ||
JP3405955B2 (en) | 1993-03-22 | 2003-05-12 | 株式会社半導体エネルギー研究所 | Semiconductor circuit |
JP3599827B2 (en) | 1994-05-20 | 2004-12-08 | 三菱電機株式会社 | Active matrix liquid crystal display manufacturing method |
JPH08148579A (en) | 1994-11-24 | 1996-06-07 | Toyota Central Res & Dev Lab Inc | Semiconductor device and its manufacture |
JPH1098192A (en) | 1996-09-25 | 1998-04-14 | Toshiba Corp | Semiconductor device and manufacture thereof |
JPH10189998A (en) * | 1996-12-20 | 1998-07-21 | Sony Corp | Thin-film semiconductor device for display and its manufacture |
JPH1197705A (en) * | 1997-09-23 | 1999-04-09 | Semiconductor Energy Lab Co Ltd | Semiconductor integrated circuit |
-
2001
- 2001-03-30 JP JP2001100395A patent/JP4662647B2/en not_active Expired - Fee Related
-
2002
- 2002-03-19 TW TW091105174A patent/TW536830B/en not_active IP Right Cessation
- 2002-03-22 US US10/104,357 patent/US6919933B2/en not_active Expired - Lifetime
- 2002-03-29 KR KR1020020017220A patent/KR100861519B1/en active IP Right Grant
-
2005
- 2005-06-16 US US11/154,446 patent/US20050231657A1/en not_active Abandoned
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5563427A (en) * | 1993-02-10 | 1996-10-08 | Seiko Epson Corporation | Active matrix panel and manufacturing method including TFTs having variable impurity concentration levels |
US6137120A (en) * | 1993-11-19 | 2000-10-24 | Mega Chips Corporation | Semiconductor device and method of fabricating the same |
US6104041A (en) * | 1994-08-24 | 2000-08-15 | Sarnoff Corporation | Switching circuitry layout for an active matrix electroluminescent display pixel with each pixel provided with the transistors |
US5703744A (en) * | 1995-05-25 | 1997-12-30 | Sharp Kabushiki Kaisha | Circuit substrate including anodization control means |
US5977587A (en) * | 1995-06-29 | 1999-11-02 | Rohm Co., Ltd. | Semiconductor device and a method for wiring of a semiconductor device |
US6255695B1 (en) * | 1996-09-20 | 2001-07-03 | Semiconductor Energy Laboratory Co., Ltd. | TFT CMOS logic circuit having source/drain electrodes of differing spacing from the gate electrode for decreasing wiring capacitance and power consumption |
US6680223B1 (en) * | 1997-09-23 | 2004-01-20 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US6429059B2 (en) * | 1997-09-24 | 2002-08-06 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for producing it |
US6317173B1 (en) * | 1997-12-31 | 2001-11-13 | Samsung Electronics Co., Ltd. | Liquid crystal displays, manufacturing methods and a driving method thereof |
US6590229B1 (en) * | 1999-01-21 | 2003-07-08 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and process for production thereof |
US6825495B1 (en) * | 2003-05-12 | 2004-11-30 | Au Optronics Corporation | CMOS transistor and CMOS-based device |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040183133A1 (en) * | 2003-03-20 | 2004-09-23 | Sharp Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US7919392B2 (en) | 2003-03-20 | 2011-04-05 | Sharp Kabushiki Kaisha | Semiconductor device and method of manufacturing the same |
US7244990B2 (en) * | 2003-03-20 | 2007-07-17 | Sharp Kabushiki Kaisha | Semiconductor device |
US20070235734A1 (en) * | 2003-03-20 | 2007-10-11 | Yutaka Takafuji | Semiconductor device and method of manufacturing the same |
US20090269907A1 (en) * | 2003-03-20 | 2009-10-29 | Sharp Kabushiki Kaishi | Semiconductor device and method of manufacturing the same |
US7470579B2 (en) * | 2005-11-14 | 2008-12-30 | Samsung Electronics Co., Ltd. | Method of manufacturing a thin film transistor |
US20070108483A1 (en) * | 2005-11-14 | 2007-05-17 | Samsung Electronics Co., Ltd | Thin film transistor and method of fabricating the same |
US20080012812A1 (en) * | 2006-07-11 | 2008-01-17 | Seiko Epson Corporation | Electro-optical device and electronic apparatus including same |
US7952551B2 (en) * | 2006-07-11 | 2011-05-31 | Seiko Epson Corporation | Electro-optical device and electronic apparatus including same |
US20080231576A1 (en) * | 2007-03-19 | 2008-09-25 | Sony Corporation | Pixel circuit and display apparatus as well as fabrication method for display apparatus |
CN103177690A (en) * | 2007-03-19 | 2013-06-26 | 索尼株式会社 | Pixel circuit and display apparatus as well as fabrication method for display apparatus |
US20160020117A1 (en) * | 2014-07-21 | 2016-01-21 | Applied Materials, Inc. | Scanned pulse anneal apparatus and methods |
CN107578991A (en) * | 2014-07-21 | 2018-01-12 | 应用材料公司 | Scanning impulse annealing device and method |
US11909091B2 (en) | 2020-05-19 | 2024-02-20 | Kymeta Corporation | Expansion compensation structure for an antenna |
Also Published As
Publication number | Publication date |
---|---|
US6919933B2 (en) | 2005-07-19 |
JP4662647B2 (en) | 2011-03-30 |
KR100861519B1 (en) | 2008-10-02 |
KR20020077219A (en) | 2002-10-11 |
US20020139982A1 (en) | 2002-10-03 |
JP2002299631A (en) | 2002-10-11 |
TW536830B (en) | 2003-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6919933B2 (en) | Display device and method of manufacturing the same | |
US5477073A (en) | Thin film semiconductor device including a driver and a matrix circuit | |
US7126157B2 (en) | Active matrix substrate, method of making the substrate, and display device | |
KR100657387B1 (en) | Thin film transistor, fabrication method thereof and liquid crystal display having the thin film transistor | |
KR100573657B1 (en) | Display device and semiconductor device having laser annealed semiconductor elements | |
US20030137621A1 (en) | Liquid crystal display device and method of manufacturing the same | |
KR100714819B1 (en) | Thin-film semiconductor device, electro-optical device, and electronic apparatus | |
US8279389B2 (en) | Liquid crystal display device having storage lines overlapping active layers formed of polysilicon material | |
US6949419B2 (en) | Display device and a method for manufacturing the same | |
US5453856A (en) | Liquid crystal display with gate lines connected with a doped semiconductor layer where they cross data lines | |
JP3127619B2 (en) | Active matrix substrate | |
US7002212B2 (en) | Static RAM having a TFT with n-type source and drain regions and a p-type region in contact with only the intrinsic channel of the same | |
KR101136296B1 (en) | Thin Film Transistor Of Poly Silicon Type, Thin Film Transistor Substrate Having Thereof, And Method of Fabricating The Same | |
JP2001166701A (en) | Manufacturing method for electrooptical device and semiconductor substrate and electrooptical device | |
KR20050040763A (en) | Array substrate and flat display device | |
KR101087750B1 (en) | An array substrate for LCD with two type TFT and method of fabrication thereof | |
JP3460650B2 (en) | Electro-optical device | |
KR20080057415A (en) | Thin film transistor, array substrate having the transistor and display panel having the transistor | |
KR100466054B1 (en) | Active Matrix Display | |
JP2000147551A (en) | Liquid crystal display device | |
KR20050001516A (en) | Thin Film Transistor Array Type Liquid Crystal Display Device and a Method for manufacturing the same | |
JPH09236828A (en) | Liquid crystal display device | |
JP2009059779A (en) | Thin film transistor, its manufacturing method, and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU LIMITED,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU DISPLAY TECHNOLOGIES CORPORATION;REEL/FRAME:016550/0907 Effective date: 20050630 Owner name: SHARP KABUSHIKI KAISHA,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:016551/0605 Effective date: 20050701 Owner name: FUJITSU LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU DISPLAY TECHNOLOGIES CORPORATION;REEL/FRAME:016550/0907 Effective date: 20050630 Owner name: SHARP KABUSHIKI KAISHA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:016551/0605 Effective date: 20050701 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |