US20050258475A1 - Memory device having an electron trapping layer in a high-K dielectric gate stack - Google Patents
Memory device having an electron trapping layer in a high-K dielectric gate stack Download PDFInfo
- Publication number
- US20050258475A1 US20050258475A1 US11/189,625 US18962505A US2005258475A1 US 20050258475 A1 US20050258475 A1 US 20050258475A1 US 18962505 A US18962505 A US 18962505A US 2005258475 A1 US2005258475 A1 US 2005258475A1
- Authority
- US
- United States
- Prior art keywords
- layer
- forming
- electron trapping
- dielectric
- memory device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000010893 electron trap Methods 0.000 title claims abstract description 92
- 239000000463 material Substances 0.000 claims abstract description 68
- 239000000758 substrate Substances 0.000 claims abstract description 44
- 238000000034 method Methods 0.000 claims abstract description 35
- 239000004065 semiconductor Substances 0.000 claims abstract description 32
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 29
- 239000003989 dielectric material Substances 0.000 claims description 26
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 12
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 10
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 claims description 9
- 238000009792 diffusion process Methods 0.000 claims description 7
- 229910001928 zirconium oxide Inorganic materials 0.000 claims description 7
- 229910000449 hafnium oxide Inorganic materials 0.000 claims description 6
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims 4
- 238000004519 manufacturing process Methods 0.000 abstract description 11
- 229910052710 silicon Inorganic materials 0.000 description 15
- 239000010703 silicon Substances 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 14
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- 229920005591 polysilicon Polymers 0.000 description 11
- 239000000377 silicon dioxide Substances 0.000 description 11
- MCMNRKCIXSYSNV-UHFFFAOYSA-N ZrO2 Inorganic materials O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 9
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical class [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 8
- 229910052593 corundum Inorganic materials 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 238000003860 storage Methods 0.000 description 5
- 229910001845 yogo sapphire Inorganic materials 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 239000002131 composite material Substances 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 229910010271 silicon carbide Inorganic materials 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- -1 ZrO2) Chemical class 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000001289 rapid thermal chemical vapour deposition Methods 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000005865 ionizing radiation Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000004151 rapid thermal annealing Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28194—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation by deposition, e.g. evaporation, ALD, CVD, sputtering, laser deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
Definitions
- the invention described herein relates generally to semiconductor memory devices and to methods of their manufacture.
- the invention relates to memory devices having an electron trapping layer in the high-K dielectric gate stack.
- One type of semiconductor memory device uses two different dielectric materials forming layers in the channel region of the device to form a charge storage center.
- the interfacial region between the two different dielectric materials forms an electron trapping region that creates the charge storage center.
- Such devices are often referred to as MIOS (metal insulator oxide semiconductor) devices.
- the insulator material is silicon nitride such devices are commonly referred to as MNOS devices.
- MNOS devices metal insulator oxide semiconductor
- FIG. 1 a portion of typical MIOS memory cell 10 is depicted.
- a semiconductor substrate 100 e.g., a p-doped silicon wafer
- a first dielectric layer 104 e.g., silicon dioxide
- Commonly polysilicon electrodes 105 , 106 are formed on the first dielectric layer 104 .
- a second layer of dielectric material 107 is formed over the first dielectric layer 104 and portions of the polysilicon electrodes 105 , 106 in the channel region 101 .
- a gate electrode 108 is formed over the second dielectric layer 107 .
- the remaining portions of the memory cell 10 are not depicted.
- the first dielectric layer 104 is formed of silicon dioxide and the second dielectric layer 107 is formed of, for example, silicon oxynitride.
- the interfacial region between the first dielectric layer 104 and the second dielectric layer 107 creates an interfacial charge storage layer 109 which can, among other things, be used to alter the amount of voltage required to change the memory state of the cell.
- Such devices are relatively small, resistant to ionizing radiation, and can alter the write and erase times (and voltages).
- interfacial charge storage layer 109 between the first dielectric layer 104 and the second dielectric layer 107 is difficult to form reproducibly and reliably.
- interfacial charge storage layers 109 formed in this manner suffer from unpredictable electron trapping properties, further adding to their unpredictability and reliability problems. This inability to reliably and reproducibly fabricate interfacial charge storage layers leads to unpredictable and inconsistent behavior in such memory structures.
- such devices are not particularly flexible in their application.
- MIOS and MNOS memory structures suffer from many difficulties.
- the principles of the present invention are directed toward improved memory structures and improved methodologies for constructing such memory structures.
- the invention includes structures and method for forming improved semiconductor memory structures.
- One embodiment uses a dielectric stack formed over a channel region of a semiconductor substrate.
- the dielectric stack includes a layer of electron trapping material that operates as a charge storage center for memory devices.
- a gate electrode is connected with the top of the dielectric stack.
- the electron trapping material forms a greater or lesser portion of the dielectric stack.
- the invention includes a method embodiment for forming a memory device.
- the method involves providing a semiconductor substrate and forming a gate stack over a channel region of the substrate.
- the gate stack is formed such that the gate stack includes a layer of electron trapping material.
- a gate electrode is then formed connected with the gate stack.
- dielectric stacks having more than one dielectric layer.
- various dielectric layers can be comprised of different dielectric materials.
- FIG. 1 is a simplified figurative depiction of a conventional MIOS memory cell.
- FIG. 2 is a simplified schematic cross-sectional view of a memory device in accordance with the principles of the present invention.
- FIGS. 3 ( a ) and 3 ( b ) are simplified schematic cross-sectional views of a portion of a semiconductor substrate showing aspects of alternative memory device configurations in accordance with the principles of the present invention.
- FIG. 4 is a simplified schematic cross-sectional view of a portion of a semiconductor substrate showing aspects of another alternative memory device implementation in accordance with the principles of the present invention.
- FIG. 5 is a simplified schematic perspective view of a semiconductor integrated circuit die having one of the memory device embodiments formed thereon in accordance with the principles of the present invention.
- Embodiments of the present invention are directed to memory structures having an electron trapping layer and the methods of forming such memory structures.
- a high-K electron trapping layer is formed as part of (or in some embodiments the entirety of) a dielectric gate stack formed on a channel portion of a substrate.
- This electron trapping layer is formed of materials having a relatively high K value (e.g. greater than about 10) and a suitably high electron affinity (i.e. suitably high electron trapping probability), thereby forming a trapping layer which can trap electrons and function as a charge storage center.
- Such implementations are advantageous due to the large quantity of charge that can be captured (trapped) by the trapping layer.
- Such implementation can trap substantially more charge than previously known devices which largely depend on charge trapping at interfacial regions alone. This advantage becomes even more pronounced as feature sizes shrink to the deep sub-micron range. Additionally, because the disclosed trapping materials exhibit relatively high K values, the write voltages required for memory cells of the present invention are substantially less that those required for conventional MNOS devices. Detailed descriptions and definitions of the foregoing concepts and materials will be described hereinbelow.
- FIG. 2 is an illustration depicting a portion of one embodiment of a memory structure 200 constructed in accordance with the principles of the present invention.
- the depicted embodiment includes a dielectric gate stack 215 formed on a semiconductor substrate 201 .
- Suitable substrates include, but are not limited to, silicon and gallium arsenide (GaAs) substrates. Such substrates can also include doped substrates.
- the depicted embodiment is a p-doped silicon substrate 201 (n-doped or un-doped substrates can be used in other embodiments).
- the substrate 201 includes a channel region 202 positioned between a source 203 and a drain 204 .
- a gate stack 215 is formed in the channel region 202 of the substrate 201 that lies between a source 203 and a drain 204 .
- the source 203 and the drain 204 are typically n-doped second dielectric layer 213 .
- the gate stack 215 includes a layer of electron trapping material 212 (also referred to herein as an electron trapping layer) sandwiched between a first dielectric layer 211 and a second dielectric layer 213 .
- a gate electrode 214 is connected to a top portion of the second dielectric layer 213 .
- the depicted dielectric gate stack 215 includes a plurality of layers formed over the channel region 202 of the substrate 201 .
- the combined thickness of all layers in the stack 215 can be any thickness, but are preferably greater than about 15 ⁇ thick and still more preferably in the range of about 30-120 ⁇ thick.
- the stack 215 can include a first dielectric layer 211 and a second dielectric layer 213 that sandwiches an electron trapping layer 212 therebetween.
- the first dielectric layer 211 is formed on the channel 202 .
- this first dielectric layer 211 is formed of a silicon oxide (e.g., SiO 2 ) material of between about 5-500 ⁇ thick.
- the first dielectric layer 211 is formed to a thickness in the range of about 5-50 ⁇ thick and still more preferable about 20 ⁇ thick.
- An oxide first dielectric layer 211 can be easily formed using a number of ordinary silicon oxide fabrication techniques known to persons having ordinary skill in the art.
- the SiO 2 of the first dielectric layer 211 can be thermally grown or formed by using a wide range of alternative deposition techniques.
- the first dielectric layer 211 can be formed using RTCVD (Rapid Thermal Chemical Vapor Deposition) to form a silicon dioxide (SiO 2 ) dielectric layer 211 .
- the inventors note that other materials, including but not limited to silicon carbide, silicon oxynitride, silicon nitride (especially, amorphous silicon nitride), zirconium dioxide, hafnium dioxide, and many other well known and commercially available dielectric materials may be used to form suitable first dielectric layers.
- silicon carbide silicon oxynitride, silicon nitride (especially, amorphous silicon nitride), zirconium dioxide, hafnium dioxide, and many other well known and commercially available dielectric materials may be used to form suitable first dielectric layers.
- the electron trapping layer 212 is formed on the first dielectric layer 211 .
- the electron trapping layer 212 is formed of electron trapping materials (compounds having a high affinity for capturing electrons).
- Preferred electron trapping materials have a relatively high probability of trapping electrons, relatively stable electron trapping properties when exposed to a varying range of stress bias voltages, and a relatively high K value (where the K value refers to the dielectric constant of the material).
- Materials having relatively high electron trapping probabilities are materials having a substantially higher electron trapping probabilities than for silicon oxides. For example, materials having electron trapping probabilities of three orders of magnitude (or more) greater than silicon dioxide are suitable. Such materials also preferably have relatively high K values (e.g., K values greater than about twelve (12)).
- Examples of preferred electron trapping materials include, but are not limited to, hafnium oxides (e.g., HfO 2 ); zirconium oxides (e.g., ZrO 2 ), and aluminum oxides (e.g., Al 2 O 3 (I) and Al 2 O 3 (II)). It should be pointed out that the materials used to form the electron trapping layer 212 are different from the materials used to form the first dielectric layer 211 (e.g., an HfO 2 first layer is not used with an associated HfO 2 electron trapping layer, and so forth).
- hafnium oxides e.g., HfO 2
- zirconium oxides e.g., ZrO 2
- aluminum oxides e.g., Al 2 O 3 (I) and Al 2 O 3 (II)
- Electron trapping layers 212 can be formed to any desired thickness but are generally formed to a thickness of in the range of about 5-500 ⁇ . In some preferred implementations the electron trapping layers 212 are formed to a thickness in the range of about 20-80 ⁇ thick, most preferably about 60 ⁇ thick. Thicker layers of electron trapping material have greater electron trapping capacity (and also a higher effective dielectric capacity). Electron trapping layers 212 in accordance with the principles of the invention can be formed using standard semiconductor fabrication techniques known to persons having ordinary skill in the art.
- some suitable techniques include, but are not limited to CVD, ALD, and PVD deposition techniques.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- a second dielectric layer 213 is formed on the electron trapping layer 212 .
- the second dielectric layer 213 can be formed to any desired thickness but is generally formed having thicknesses in the range of about 5-500 ⁇ .
- a silicon oxide second dielectric layer 213 is formed to a thickness in the range of about 5-50 ⁇ thick, more preferably about 20 ⁇ thick.
- silicon oxides e.g., SiO 2
- both the first and the second dielectric layers ( 211 , 213 ) are formed of silicon oxides.
- a silicon oxide (e.g., SiO 2 ) second dielectric layer 213 can be formed using chemical vapor deposition (CVD) or other suitable techniques.
- CVD chemical vapor deposition
- other suitable dielectric materials can be used to form second dielectric layers. Such materials include, but are not limited to silicon carbides, silicon oxynitrides, silicon nitrides (especially, amorphous silicon nitride), zirconium dioxide, hafnium dioxide, and many other well-known and commercially available dielectric materials.
- the inventors contemplate that the second dielectric layer 213 can be constructed of a different dielectric material than the first dielectric layer 211 .
- a gate electrode 214 can be formed on the top surface of the stack 215 .
- the gate electrode 214 is formed of polysilicon materials.
- many commonly known polysilicon layer fabrication processes can be used to form the gate electrode 214 .
- many other electrode materials can be used to form the gate electrode 214 .
- Such gate electrodes 214 can then be connected with other circuit elements of the substrate 201 .
- the dielectric stack can be formed entirely of electron trapping material. This can be achieved using, for example, a conventionally constructed semiconductor substrate 300 having a channel region 301 between a source 302 and drain 303 .
- the dielectric stack is formed by fabricating an electron trapping layer 310 directly on the channel region 301 . As with the previously described electron trapping layers, this electron trapping layer 310 is formed of same types of electron trapping materials as discussed herein above.
- preferred electron trapping materials include hafnium oxides (e.g., HfO 2 ); zirconium oxides (e.g., ZrO 2 ); and aluminum oxides (e.g., Al 2 O 3 (I) and Al 2 O 3 (II)).
- hafnium oxides e.g., HfO 2
- zirconium oxides e.g., ZrO 2
- aluminum oxides e.g., Al 2 O 3 (I) and Al 2 O 3 (II)
- Other materials having suitable properties can also be employed in the electron trapping layer 310 of the dielectric stack.
- This electron trapping layer 310 can be formed to any desired thickness but is generally formed to a thickness in the range of about 5-500 ⁇ . Some preferred implementations of the electron trapping layer 310 are formed to a thickness in the range of about 20-80 ⁇ thick, still more preferably about 60 ⁇ thick.
- Thicker layers of electron trapping material have greater electron trapping capacity (and also a higher effective dielectric capacity).
- standard semiconductor fabrication techniques known to persons having ordinary skill in the art can be used to form the electron trapping layer 310 .
- Preferred fabrication techniques include, but are not limited to CVD, ALD, and PVD techniques.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- PVD physical vapor deposition
- a hafnium oxide electron trapping layer 310 is desired, such layer can be formed using standard PVD techniques.
- a gate electrode 320 is formed on the electron trapping layer 310 .
- the gate electrode 320 is formed of polysilicon although other materials can be used. This gate electrode 320 can then be electrically connected to other circuitry located elsewhere on the substrate 300 . This structure is less preferred than the previously described embodiments due to the generally lower adhesion between the electron trapping layer 310 and the adjacent silicon substrate 300 and adjacent polysilicon gate electrode 320 .
- an interface 331 is formed between the electron trapping layer 310 and the underlying substrate 300 .
- an interface 332 is formed between the electron trapping layer 310 and the polysilicon of the gate electrode 320 .
- the interface 331 between the electron trapping layer 310 and the underlying substrate 300 is subject to a certain amount of diffusion such that the interface 331 comprises a mixture of electron trapping materials and silicon.
- the interface 332 between the electron trapping layer 310 and the electrode 320 is also subject to a certain amount of diffusion such that the interface 332 comprises a mixture of electron trapping materials and silicon.
- the interfaces 331 , 332 include a composite materials comprising Hf x Si y O z where x, y, and z each represent integers values of the indicated elements.
- the interfaces 331 , 332 include composite materials comprising Zr x Si y O z .
- Al 2 O 3 compounds are used in the electron trapping layer 310 , then the interfaces 331 , 332 include composite materials comprising Al x Si y O z .
- Annealing can be used to accelerate the formation of the interfaces if desired. For example, rapid thermal annealing at, for example, about 700°-900° C. for about 10-30 s (seconds) can be used. In one preferred process, annealing occurs for about 30 s at about 700° C.
- FIG. 4 depicts another embodiment of a memory structure 400 constructed in accordance with the principles of the present invention.
- the depicted embodiment includes a dielectric gate stack 415 formed on a semiconductor substrate 401 .
- suitable substrates include, but are not limited to, silicon and gallium arsenide (GaAs) substrates.
- the substrate 401 includes a channel region 402 positioned between a source 403 and a drain 404 .
- a gate stack 415 is formed in the channel region 402 of the substrate 401 .
- the depicted embodiment includes a p-doped substrate 401 , and an n-doped source 403 and drain 404 .
- the gate stack 415 includes a first dielectric layer 405 and a layer of electron trapping material 406 formed on the first dielectric layer 404 .
- a gate electrode 407 is connected to a top portion of the first dielectric layer 404 .
- Such layers are formed as previously described in this patent.
- silicon oxides are particularly attractive materials for use in the first dielectric layer 405 .
- this first dielectric layer 405 is formed to a thickness of between about 5-500 ⁇ thick.
- the first dielectric layer 405 is formed to a thickness in the range of about 5-50 ⁇ thick, and still more preferably about 20 ⁇ thick.
- An silicon oxide first dielectric layer 405 can be easily be formed as described herein.
- the inventors note that other materials, including but not limited to silicon carbide, silicon oxynitride, silicon nitride (amorphous), zirconium dioxide, hafnium dioxide, and many other well known and commercially available dielectric materials may be used to form suitable first dielectric layers.
- the electron trapping layer 406 is then formed on the first dielectric layer 405 .
- the electron trapping layer 406 is formed of electron trapping materials described elsewhere in this patent (e.g., hafnium oxides, zirconium oxides, and aluminum oxides). Other suitable electron trapping materials (such as those previously described) can also be employed in the electron trapping layer 406 . These electron trapping layers 406 are formed using any of a number of fabrication techniques disclosed herein.
- the electron trapping layer 406 can be formed to any desired thickness but are generally formed having a thickness in the range of about 5-500 ⁇ . In some preferred implementations the electron trapping layers 406 are formed about 20-80 ⁇ thick, or still more preferably about 60 ⁇ thick.
- a gate electrode 407 can be formed on the top surface of the stack 415 .
- the electrode 407 is commonly, but not exclusively, formed of polysilicon materials. Previously described processes can be used to form the gate electrode 407 . Also, as is known to persons having ordinary skill in the art, many other electrode materials (other than polysilicon) can be used to form the gate electrode 407 .
- an interface can be formed between the electrode and the electron trapping layer. The details of such interfaces have already been described and will not be elaborated upon here.
- each of the aforementioned memory devices 501 can form part of a semiconductor integrated circuit device 502 .
- each of the previously disclosed embodiments can then be subjected to further processing.
- the gate electrodes can be interconnected to other circuit structures located elsewhere on the substrate or further layers of circuit structures can be formed over the depicted embodiments.
Abstract
Description
- This application is a continuation-in-part application from U.S. patent application Ser. No. 10/123,263, filed Apr. 15, 2002, entitled “Method and Apparatus for Forming a Memory Structure Having an Electron Affinity Region”, Attorney Docket No. 01-899, which is hereby incorporated by reference.
- The invention described herein relates generally to semiconductor memory devices and to methods of their manufacture. In particular, the invention relates to memory devices having an electron trapping layer in the high-K dielectric gate stack.
- One type of semiconductor memory device uses two different dielectric materials forming layers in the channel region of the device to form a charge storage center. The interfacial region between the two different dielectric materials forms an electron trapping region that creates the charge storage center. Such devices are often referred to as MIOS (metal insulator oxide semiconductor) devices. Where the insulator material is silicon nitride such devices are commonly referred to as MNOS devices. Such devices and their properties are well known in the art (e.g., see S. M. Sze, Physics of Semiconductor Devices (John Wiley & Sons, New York, 2nd Ed., 1981) Section 8.6.2).
- One example of a conventional prior art MIOS memory device is described hereinbelow. In
FIG. 1 a portion of typicalMIOS memory cell 10 is depicted. A semiconductor substrate 100 (e.g., a p-doped silicon wafer) includes a “channel”region 101 positioned between asource 102 and a drain 103 (e.g., n-doped regions). A first dielectric layer 104 (e.g., silicon dioxide) is formed on the substrate surface. Commonlypolysilicon electrodes dielectric layer 104. A second layer ofdielectric material 107 is formed over the firstdielectric layer 104 and portions of thepolysilicon electrodes channel region 101. Agate electrode 108 is formed over the seconddielectric layer 107. In the interests of simplifying the discussion, the remaining portions of thememory cell 10 are not depicted. - In conventional MIOS memory cells, the first
dielectric layer 104 is formed of silicon dioxide and the seconddielectric layer 107 is formed of, for example, silicon oxynitride. The interfacial region between the firstdielectric layer 104 and the seconddielectric layer 107 creates an interfacialcharge storage layer 109 which can, among other things, be used to alter the amount of voltage required to change the memory state of the cell. Such devices are relatively small, resistant to ionizing radiation, and can alter the write and erase times (and voltages). - However, such memory structures also suffer from some drawbacks. One drawback is that the interfacial
charge storage layer 109 between the firstdielectric layer 104 and the seconddielectric layer 107 is difficult to form reproducibly and reliably. Additionally, interfacialcharge storage layers 109 formed in this manner suffer from unpredictable electron trapping properties, further adding to their unpredictability and reliability problems. This inability to reliably and reproducibly fabricate interfacial charge storage layers leads to unpredictable and inconsistent behavior in such memory structures. Additionally, it is difficult to vary the amount of charge stored by the interfacialcharge storage layer 109 or to alter the strength of an electron trapping environment. Thus, such devices are not particularly flexible in their application. Moreover, as feature sizes decrease these problems become aggravated and also more difficult to solve. These problems become particularly intractable as feature sizes decrease below the 0.1 micron (μ) level. - Although suitable for many purposes, conventional MIOS and MNOS memory structures suffer from many difficulties. The principles of the present invention are directed toward improved memory structures and improved methodologies for constructing such memory structures.
- In accordance with the principles of the present invention, the invention includes structures and method for forming improved semiconductor memory structures. One embodiment uses a dielectric stack formed over a channel region of a semiconductor substrate. The dielectric stack includes a layer of electron trapping material that operates as a charge storage center for memory devices. A gate electrode is connected with the top of the dielectric stack. In various embodiments the electron trapping material forms a greater or lesser portion of the dielectric stack.
- The invention includes a method embodiment for forming a memory device. The method involves providing a semiconductor substrate and forming a gate stack over a channel region of the substrate. The gate stack is formed such that the gate stack includes a layer of electron trapping material. A gate electrode is then formed connected with the gate stack.
- Further embodiments include dielectric stacks having more than one dielectric layer. Moreover, in some embodiments the various dielectric layers can be comprised of different dielectric materials.
- These and other aspects of the invention will be disclosed in greater detail in the following detailed description.
- The following detailed description will be more readily understood in conjunction with the accompanying drawings, in which:
-
FIG. 1 is a simplified figurative depiction of a conventional MIOS memory cell. -
FIG. 2 is a simplified schematic cross-sectional view of a memory device in accordance with the principles of the present invention. - FIGS. 3(a) and 3(b) are simplified schematic cross-sectional views of a portion of a semiconductor substrate showing aspects of alternative memory device configurations in accordance with the principles of the present invention.
-
FIG. 4 is a simplified schematic cross-sectional view of a portion of a semiconductor substrate showing aspects of another alternative memory device implementation in accordance with the principles of the present invention. -
FIG. 5 is a simplified schematic perspective view of a semiconductor integrated circuit die having one of the memory device embodiments formed thereon in accordance with the principles of the present invention. - It is to be understood that in the drawings like reference numerals designate like structural elements. Also, it is understood that the depictions in the drawings are not necessarily to scale.
- The present invention has been particularly shown and described with respect to certain embodiments and specific features thereof. The embodiments set forth hereinbelow are to be taken as illustrative rather than limiting. It should be readily apparent to those of ordinary skill in the art that various changes and modifications in form and detail may be made without departing from the spirit and scope of the invention.
- Embodiments of the present invention are directed to memory structures having an electron trapping layer and the methods of forming such memory structures. In such structures a high-K electron trapping layer is formed as part of (or in some embodiments the entirety of) a dielectric gate stack formed on a channel portion of a substrate. This electron trapping layer is formed of materials having a relatively high K value (e.g. greater than about 10) and a suitably high electron affinity (i.e. suitably high electron trapping probability), thereby forming a trapping layer which can trap electrons and function as a charge storage center. Such implementations are advantageous due to the large quantity of charge that can be captured (trapped) by the trapping layer. Such implementation can trap substantially more charge than previously known devices which largely depend on charge trapping at interfacial regions alone. This advantage becomes even more pronounced as feature sizes shrink to the deep sub-micron range. Additionally, because the disclosed trapping materials exhibit relatively high K values, the write voltages required for memory cells of the present invention are substantially less that those required for conventional MNOS devices. Detailed descriptions and definitions of the foregoing concepts and materials will be described hereinbelow.
-
FIG. 2 is an illustration depicting a portion of one embodiment of amemory structure 200 constructed in accordance with the principles of the present invention. The depicted embodiment includes adielectric gate stack 215 formed on asemiconductor substrate 201. Suitable substrates include, but are not limited to, silicon and gallium arsenide (GaAs) substrates. Such substrates can also include doped substrates. For example, the depicted embodiment is a p-doped silicon substrate 201 (n-doped or un-doped substrates can be used in other embodiments). Thesubstrate 201 includes achannel region 202 positioned between asource 203 and adrain 204. Agate stack 215 is formed in thechannel region 202 of thesubstrate 201 that lies between asource 203 and adrain 204. In the depicted p-dopedsubstrate 201, thesource 203 and thedrain 204 are typically n-doped seconddielectric layer 213. Thegate stack 215 includes a layer of electron trapping material 212 (also referred to herein as an electron trapping layer) sandwiched between a firstdielectric layer 211 and asecond dielectric layer 213. Agate electrode 214 is connected to a top portion of thesecond dielectric layer 213. - The depicted
dielectric gate stack 215 includes a plurality of layers formed over thechannel region 202 of thesubstrate 201. The combined thickness of all layers in thestack 215 can be any thickness, but are preferably greater than about 15 Å thick and still more preferably in the range of about 30-120 Å thick. - In embodiments where a
silicon substrate 201 is used, silicon oxides (e.g., SiO2) are particularly attractive materials for use in thedielectric stack 215 due to their relative ease of manufacture. In one implementation, thestack 215 can include a firstdielectric layer 211 and asecond dielectric layer 213 that sandwiches anelectron trapping layer 212 therebetween. Thefirst dielectric layer 211 is formed on thechannel 202. Commonly, this firstdielectric layer 211 is formed of a silicon oxide (e.g., SiO2) material of between about 5-500 Å thick. Preferably, thefirst dielectric layer 211 is formed to a thickness in the range of about 5-50 Å thick and still more preferable about 20 Å thick. An oxide firstdielectric layer 211 can be easily formed using a number of ordinary silicon oxide fabrication techniques known to persons having ordinary skill in the art. For example, the SiO2 of thefirst dielectric layer 211 can be thermally grown or formed by using a wide range of alternative deposition techniques. In the depicted embodiment, thefirst dielectric layer 211 can be formed using RTCVD (Rapid Thermal Chemical Vapor Deposition) to form a silicon dioxide (SiO2)dielectric layer 211. Additionally, the inventors note that other materials, including but not limited to silicon carbide, silicon oxynitride, silicon nitride (especially, amorphous silicon nitride), zirconium dioxide, hafnium dioxide, and many other well known and commercially available dielectric materials may be used to form suitable first dielectric layers. - The
electron trapping layer 212 is formed on thefirst dielectric layer 211. Theelectron trapping layer 212 is formed of electron trapping materials (compounds having a high affinity for capturing electrons). Preferred electron trapping materials have a relatively high probability of trapping electrons, relatively stable electron trapping properties when exposed to a varying range of stress bias voltages, and a relatively high K value (where the K value refers to the dielectric constant of the material). Materials having relatively high electron trapping probabilities are materials having a substantially higher electron trapping probabilities than for silicon oxides. For example, materials having electron trapping probabilities of three orders of magnitude (or more) greater than silicon dioxide are suitable. Such materials also preferably have relatively high K values (e.g., K values greater than about twelve (12)). Examples of preferred electron trapping materials include, but are not limited to, hafnium oxides (e.g., HfO2); zirconium oxides (e.g., ZrO2), and aluminum oxides (e.g., Al2O3(I) and Al2O3(II)). It should be pointed out that the materials used to form theelectron trapping layer 212 are different from the materials used to form the first dielectric layer 211 (e.g., an HfO2 first layer is not used with an associated HfO2 electron trapping layer, and so forth). It is also pointed out that other materials having a suitably high electron trapping probabilities and suitable stable electron trapping probabilities (when exposed to voltage) and sufficiently high K values can also be employed in anelectron trapping layer 212. Theseelectron trapping layers 212 can be formed to any desired thickness but are generally formed to a thickness of in the range of about 5-500 Å. In some preferred implementations theelectron trapping layers 212 are formed to a thickness in the range of about 20-80 Å thick, most preferably about 60 Å thick. Thicker layers of electron trapping material have greater electron trapping capacity (and also a higher effective dielectric capacity). Electron trapping layers 212 in accordance with the principles of the invention can be formed using standard semiconductor fabrication techniques known to persons having ordinary skill in the art. For example, some suitable techniques include, but are not limited to CVD, ALD, and PVD deposition techniques. For example, if a hafnium oxide layer is desired, such layer can be formed using well-known physical vapor deposition (PVD) techniques. The inventors also contemplate that a wide range of other techniques and methodologies known to persons having ordinary skill in the art can be used to fabricateelectron trapping layers 212 in accordance with the principles of the invention. - In the depicted embodiment, a
second dielectric layer 213 is formed on theelectron trapping layer 212. Thesecond dielectric layer 213 can be formed to any desired thickness but is generally formed having thicknesses in the range of about 5-500 Å. In one preferred embodiment, a silicon oxide seconddielectric layer 213 is formed to a thickness in the range of about 5-50 Å thick, more preferably about 20 Å thick. As with thefirst dielectric layer 211, silicon oxides (e.g., SiO2) are particularly attractive materials for use in thesecond dielectric layer 213. In common applications both the first and the second dielectric layers (211, 213) are formed of silicon oxides. As is known to persons having ordinary skill in the art, a wide range of suitable fabrication techniques and methodologies can be used to form a suitable seconddielectric layer 213. For example, in one embodiment, a silicon oxide (e.g., SiO2)second dielectric layer 213 can be formed using chemical vapor deposition (CVD) or other suitable techniques. Moreover, as previously indicated, other suitable dielectric materials can be used to form second dielectric layers. Such materials include, but are not limited to silicon carbides, silicon oxynitrides, silicon nitrides (especially, amorphous silicon nitride), zirconium dioxide, hafnium dioxide, and many other well-known and commercially available dielectric materials. The inventors contemplate that thesecond dielectric layer 213 can be constructed of a different dielectric material than thefirst dielectric layer 211. - Once the
dielectric gate stack 215 is formed, agate electrode 214 can be formed on the top surface of thestack 215. Commonly, but not exclusively, thegate electrode 214 is formed of polysilicon materials. As is known to persons having ordinary skill in the art, many commonly known polysilicon layer fabrication processes can be used to form thegate electrode 214. Also, as is known to persons having ordinary skill in the art, many other electrode materials (other than polysilicon) can be used to form thegate electrode 214.Such gate electrodes 214 can then be connected with other circuit elements of thesubstrate 201. - In an alternative embodiment shown in
FIG. 3 (a), the dielectric stack can be formed entirely of electron trapping material. This can be achieved using, for example, a conventionally constructedsemiconductor substrate 300 having achannel region 301 between asource 302 and drain 303. The dielectric stack is formed by fabricating an electron trapping layer 310 directly on thechannel region 301. As with the previously described electron trapping layers, this electron trapping layer 310 is formed of same types of electron trapping materials as discussed herein above. For example, preferred electron trapping materials include hafnium oxides (e.g., HfO2); zirconium oxides (e.g., ZrO2); and aluminum oxides (e.g., Al2O3(I) and Al2O3 (II)). Other materials having suitable properties (as discussed herein above) can also be employed in the electron trapping layer 310 of the dielectric stack. This electron trapping layer 310 can be formed to any desired thickness but is generally formed to a thickness in the range of about 5-500 Å. Some preferred implementations of the electron trapping layer 310 are formed to a thickness in the range of about 20-80 Å thick, still more preferably about 60 Å thick. Thicker layers of electron trapping material have greater electron trapping capacity (and also a higher effective dielectric capacity). As with the previously described electron trapping layers, standard semiconductor fabrication techniques known to persons having ordinary skill in the art can be used to form the electron trapping layer 310. Preferred fabrication techniques include, but are not limited to CVD, ALD, and PVD techniques. For example, if a hafnium oxide electron trapping layer 310 is desired, such layer can be formed using standard PVD techniques. - Once the electron trapping layer 310 is formed, a gate electrode 320 is formed on the electron trapping layer 310. Typically, the gate electrode 320 is formed of polysilicon although other materials can be used. This gate electrode 320 can then be electrically connected to other circuitry located elsewhere on the
substrate 300. This structure is less preferred than the previously described embodiments due to the generally lower adhesion between the electron trapping layer 310 and theadjacent silicon substrate 300 and adjacent polysilicon gate electrode 320. - In a related embodiment, depicted in
FIG. 3 (b), aninterface 331 is formed between the electron trapping layer 310 and theunderlying substrate 300. Also, aninterface 332 is formed between the electron trapping layer 310 and the polysilicon of the gate electrode 320. In the case of asilicon substrate 300, theinterface 331 between the electron trapping layer 310 and theunderlying substrate 300 is subject to a certain amount of diffusion such that theinterface 331 comprises a mixture of electron trapping materials and silicon. Additionally, in the case of a polysilicon electrode 320, theinterface 332 between the electron trapping layer 310 and the electrode 320 is also subject to a certain amount of diffusion such that theinterface 332 comprises a mixture of electron trapping materials and silicon. For example, if a HfO2 electron trapping layer 310 is used, theinterfaces interfaces interfaces -
FIG. 4 depicts another embodiment of amemory structure 400 constructed in accordance with the principles of the present invention. The depicted embodiment includes adielectric gate stack 415 formed on asemiconductor substrate 401. As before, suitable substrates include, but are not limited to, silicon and gallium arsenide (GaAs) substrates. Thesubstrate 401 includes achannel region 402 positioned between asource 403 and adrain 404. Agate stack 415 is formed in thechannel region 402 of thesubstrate 401. The depicted embodiment includes a p-dopedsubstrate 401, and an n-dopedsource 403 and drain 404. Thegate stack 415 includes a firstdielectric layer 405 and a layer ofelectron trapping material 406 formed on thefirst dielectric layer 404. Agate electrode 407 is connected to a top portion of thefirst dielectric layer 404. Such layers are formed as previously described in this patent. - Again, in embodiments where a
silicon substrate 401 is used, silicon oxides (e.g., SiO2) are particularly attractive materials for use in thefirst dielectric layer 405. Commonly, this firstdielectric layer 405 is formed to a thickness of between about 5-500 Å thick. Preferably, thefirst dielectric layer 405 is formed to a thickness in the range of about 5-50 Å thick, and still more preferably about 20 Å thick. An silicon oxide firstdielectric layer 405 can be easily be formed as described herein. Additionally, the inventors note that other materials, including but not limited to silicon carbide, silicon oxynitride, silicon nitride (amorphous), zirconium dioxide, hafnium dioxide, and many other well known and commercially available dielectric materials may be used to form suitable first dielectric layers. - The
electron trapping layer 406 is then formed on thefirst dielectric layer 405. Theelectron trapping layer 406 is formed of electron trapping materials described elsewhere in this patent (e.g., hafnium oxides, zirconium oxides, and aluminum oxides). Other suitable electron trapping materials (such as those previously described) can also be employed in theelectron trapping layer 406. Theseelectron trapping layers 406 are formed using any of a number of fabrication techniques disclosed herein. Theelectron trapping layer 406 can be formed to any desired thickness but are generally formed having a thickness in the range of about 5-500 Å. In some preferred implementations theelectron trapping layers 406 are formed about 20-80 Å thick, or still more preferably about 60 Å thick. - Once the
dielectric gate stack 415 is formed, agate electrode 407 can be formed on the top surface of thestack 415. As with the other embodiments, theelectrode 407 is commonly, but not exclusively, formed of polysilicon materials. Previously described processes can be used to form thegate electrode 407. Also, as is known to persons having ordinary skill in the art, many other electrode materials (other than polysilicon) can be used to form thegate electrode 407. In some embodiments, an interface can be formed between the electrode and the electron trapping layer. The details of such interfaces have already been described and will not be elaborated upon here. - As depicted in
FIG. 5 , each of theaforementioned memory devices 501 can form part of a semiconductor integratedcircuit device 502. After fabrication, each of the previously disclosed embodiments can then be subjected to further processing. For example, the gate electrodes can be interconnected to other circuit structures located elsewhere on the substrate or further layers of circuit structures can be formed over the depicted embodiments. - The present invention has been particularly shown and described with respect to certain preferred embodiments and specific features thereof. However, it should be noted that the above-described embodiments are intended to describe the principles of the invention, not limit its scope. Therefore, as is readily apparent to those of ordinary skill in the art, various changes and modifications in form and detail may be made without departing from the spirit and scope of the invention as set forth in the appended claims. Other embodiments and variations to the depicted embodiments will be apparent to those skilled in the art and may be made without departing from the spirit and scope of the invention as defined in the following claims. Further, reference in the claims to an element in the singular is not intended to mean “one and only one” unless explicitly stated, but rather, “one or more”. Furthermore, the embodiments illustratively disclosed herein can be practiced without any element which is not specifically disclosed herein.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/189,625 US20050258475A1 (en) | 2002-04-15 | 2005-07-25 | Memory device having an electron trapping layer in a high-K dielectric gate stack |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/123,263 US7132336B1 (en) | 2002-02-12 | 2002-04-15 | Method and apparatus for forming a memory structure having an electron affinity region |
US10/698,169 US6989565B1 (en) | 2002-04-15 | 2003-10-31 | Memory device having an electron trapping layer in a high-K dielectric gate stack |
US11/189,625 US20050258475A1 (en) | 2002-04-15 | 2005-07-25 | Memory device having an electron trapping layer in a high-K dielectric gate stack |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/123,263 Continuation-In-Part US7132336B1 (en) | 2002-02-12 | 2002-04-15 | Method and apparatus for forming a memory structure having an electron affinity region |
US10/698,169 Division US6989565B1 (en) | 2002-04-15 | 2003-10-31 | Memory device having an electron trapping layer in a high-K dielectric gate stack |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050258475A1 true US20050258475A1 (en) | 2005-11-24 |
Family
ID=35374386
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/698,169 Expired - Fee Related US6989565B1 (en) | 2002-04-15 | 2003-10-31 | Memory device having an electron trapping layer in a high-K dielectric gate stack |
US11/189,625 Abandoned US20050258475A1 (en) | 2002-04-15 | 2005-07-25 | Memory device having an electron trapping layer in a high-K dielectric gate stack |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/698,169 Expired - Fee Related US6989565B1 (en) | 2002-04-15 | 2003-10-31 | Memory device having an electron trapping layer in a high-K dielectric gate stack |
Country Status (1)
Country | Link |
---|---|
US (2) | US6989565B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9666593B2 (en) * | 2014-09-29 | 2017-05-30 | Sandisk Technologies Llc | Alternating refractive index in charge-trapping film in three-dimensional memory |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8026161B2 (en) * | 2001-08-30 | 2011-09-27 | Micron Technology, Inc. | Highly reliable amorphous high-K gate oxide ZrO2 |
US6953730B2 (en) * | 2001-12-20 | 2005-10-11 | Micron Technology, Inc. | Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics |
US7589029B2 (en) * | 2002-05-02 | 2009-09-15 | Micron Technology, Inc. | Atomic layer deposition and conversion |
US6921702B2 (en) * | 2002-07-30 | 2005-07-26 | Micron Technology Inc. | Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics |
US6958302B2 (en) | 2002-12-04 | 2005-10-25 | Micron Technology, Inc. | Atomic layer deposited Zr-Sn-Ti-O films using TiI4 |
US7101813B2 (en) * | 2002-12-04 | 2006-09-05 | Micron Technology Inc. | Atomic layer deposited Zr-Sn-Ti-O films |
US20050258467A1 (en) * | 2004-05-21 | 2005-11-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nano-crystal non-volatile memory device employing oxidation inhibiting and charge storage enhancing layer |
US7601649B2 (en) * | 2004-08-02 | 2009-10-13 | Micron Technology, Inc. | Zirconium-doped tantalum oxide films |
US7081421B2 (en) | 2004-08-26 | 2006-07-25 | Micron Technology, Inc. | Lanthanide oxide dielectric layer |
US7588988B2 (en) * | 2004-08-31 | 2009-09-15 | Micron Technology, Inc. | Method of forming apparatus having oxide films formed using atomic layer deposition |
US7494939B2 (en) | 2004-08-31 | 2009-02-24 | Micron Technology, Inc. | Methods for forming a lanthanum-metal oxide dielectric layer |
US7235501B2 (en) * | 2004-12-13 | 2007-06-26 | Micron Technology, Inc. | Lanthanum hafnium oxide dielectrics |
US20060125030A1 (en) * | 2004-12-13 | 2006-06-15 | Micron Technology, Inc. | Hybrid ALD-CVD of PrxOy/ZrO2 films as gate dielectrics |
US7560395B2 (en) * | 2005-01-05 | 2009-07-14 | Micron Technology, Inc. | Atomic layer deposited hafnium tantalum oxide dielectrics |
US7399666B2 (en) * | 2005-02-15 | 2008-07-15 | Micron Technology, Inc. | Atomic layer deposition of Zr3N4/ZrO2 films as gate dielectrics |
DE102005008321B4 (en) * | 2005-02-23 | 2008-09-25 | Qimonda Ag | Field effect controllable semiconductor memory element with improved trapping dielectric |
US7498247B2 (en) * | 2005-02-23 | 2009-03-03 | Micron Technology, Inc. | Atomic layer deposition of Hf3N4/HfO2 films as gate dielectrics |
US7365027B2 (en) * | 2005-03-29 | 2008-04-29 | Micron Technology, Inc. | ALD of amorphous lanthanide doped TiOx films |
US7662729B2 (en) * | 2005-04-28 | 2010-02-16 | Micron Technology, Inc. | Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer |
US7390756B2 (en) * | 2005-04-28 | 2008-06-24 | Micron Technology, Inc. | Atomic layer deposited zirconium silicon oxide films |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US8110469B2 (en) | 2005-08-30 | 2012-02-07 | Micron Technology, Inc. | Graded dielectric layers |
US7972974B2 (en) | 2006-01-10 | 2011-07-05 | Micron Technology, Inc. | Gallium lanthanide oxide films |
JP4965878B2 (en) * | 2006-03-24 | 2012-07-04 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US8846516B2 (en) * | 2007-07-06 | 2014-09-30 | Micron Technology, Inc. | Dielectric charge-trapping materials having doped metal sites |
CN102446861B (en) * | 2010-10-11 | 2013-10-23 | 上海华虹Nec电子有限公司 | Method for increasing erasing and writing speed of SONOS (silicon oxide nitride oxide semiconductor) with utilization of selective silicon carbide epitaxy |
US9405290B1 (en) | 2013-01-17 | 2016-08-02 | Kla-Tencor Corporation | Model for optical dispersion of high-K dielectrics including defects |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3945031A (en) * | 1973-12-10 | 1976-03-16 | Bell Telephone Laboratories, Incorporated | Charge effects in doped silicon dioxide |
US4162176A (en) * | 1975-08-22 | 1979-07-24 | Kabushiki Kaisha Suwa Seikosha | Method for forming floating gate semiconductor device by selective ion-implantation |
US4217801A (en) * | 1978-11-20 | 1980-08-19 | Kimball International, Inc. | Solo sustain keyer system |
US4297782A (en) * | 1976-11-27 | 1981-11-03 | Fujitsu Limited | Method of manufacturing semiconductor devices |
US20010038135A1 (en) * | 1997-11-13 | 2001-11-08 | Leonard Forbes | Memory using insulator traps |
US6436777B1 (en) * | 2000-10-19 | 2002-08-20 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method thereof |
US6445030B1 (en) * | 2001-01-30 | 2002-09-03 | Advanced Micro Devices, Inc. | Flash memory erase speed by fluorine implant or fluorination |
US6451647B1 (en) * | 2002-03-18 | 2002-09-17 | Advanced Micro Devices, Inc. | Integrated plasma etch of gate and gate dielectric and low power plasma post gate etch removal of high-K residual |
US20020153579A1 (en) * | 2001-04-19 | 2002-10-24 | Nec Corporation | Semiconductor device with thin film having high permittivity and uniform thickness |
US6528374B2 (en) * | 2001-02-05 | 2003-03-04 | International Business Machines Corporation | Method for forming dielectric stack without interfacial layer |
US6541280B2 (en) * | 2001-03-20 | 2003-04-01 | Motorola, Inc. | High K dielectric film |
US6576967B1 (en) * | 2000-09-18 | 2003-06-10 | Motorola, Inc. | Semiconductor structure and process for forming a metal oxy-nitride dielectric layer |
US20040084736A1 (en) * | 2001-06-21 | 2004-05-06 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for producing the same |
US20040185627A1 (en) * | 2003-03-18 | 2004-09-23 | Brask Justin K. | Method for making a semiconductor device having a high-k gate dielectric |
US6800519B2 (en) * | 2001-09-27 | 2004-10-05 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5834353A (en) * | 1997-10-20 | 1998-11-10 | Texas Instruments-Acer Incorporated | Method of making deep sub-micron meter MOSFET with a high permitivity gate dielectric |
JP3786566B2 (en) * | 2000-06-27 | 2006-06-14 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
-
2003
- 2003-10-31 US US10/698,169 patent/US6989565B1/en not_active Expired - Fee Related
-
2005
- 2005-07-25 US US11/189,625 patent/US20050258475A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3945031A (en) * | 1973-12-10 | 1976-03-16 | Bell Telephone Laboratories, Incorporated | Charge effects in doped silicon dioxide |
US4162176A (en) * | 1975-08-22 | 1979-07-24 | Kabushiki Kaisha Suwa Seikosha | Method for forming floating gate semiconductor device by selective ion-implantation |
US4297782A (en) * | 1976-11-27 | 1981-11-03 | Fujitsu Limited | Method of manufacturing semiconductor devices |
US4217801A (en) * | 1978-11-20 | 1980-08-19 | Kimball International, Inc. | Solo sustain keyer system |
US20010038135A1 (en) * | 1997-11-13 | 2001-11-08 | Leonard Forbes | Memory using insulator traps |
US6576967B1 (en) * | 2000-09-18 | 2003-06-10 | Motorola, Inc. | Semiconductor structure and process for forming a metal oxy-nitride dielectric layer |
US6436777B1 (en) * | 2000-10-19 | 2002-08-20 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and manufacturing method thereof |
US6445030B1 (en) * | 2001-01-30 | 2002-09-03 | Advanced Micro Devices, Inc. | Flash memory erase speed by fluorine implant or fluorination |
US6528374B2 (en) * | 2001-02-05 | 2003-03-04 | International Business Machines Corporation | Method for forming dielectric stack without interfacial layer |
US20030104666A1 (en) * | 2001-02-05 | 2003-06-05 | International Business Machines Corporation | Method for forming dielectric stack without interfacial layer |
US6541280B2 (en) * | 2001-03-20 | 2003-04-01 | Motorola, Inc. | High K dielectric film |
US20020153579A1 (en) * | 2001-04-19 | 2002-10-24 | Nec Corporation | Semiconductor device with thin film having high permittivity and uniform thickness |
US20040084736A1 (en) * | 2001-06-21 | 2004-05-06 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for producing the same |
US6800519B2 (en) * | 2001-09-27 | 2004-10-05 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6451647B1 (en) * | 2002-03-18 | 2002-09-17 | Advanced Micro Devices, Inc. | Integrated plasma etch of gate and gate dielectric and low power plasma post gate etch removal of high-K residual |
US20040185627A1 (en) * | 2003-03-18 | 2004-09-23 | Brask Justin K. | Method for making a semiconductor device having a high-k gate dielectric |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9666593B2 (en) * | 2014-09-29 | 2017-05-30 | Sandisk Technologies Llc | Alternating refractive index in charge-trapping film in three-dimensional memory |
Also Published As
Publication number | Publication date |
---|---|
US6989565B1 (en) | 2006-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050258475A1 (en) | Memory device having an electron trapping layer in a high-K dielectric gate stack | |
US9590100B2 (en) | Semiconductor devices containing an epitaxial perovskite/doped strontium titanate structure | |
US10079314B2 (en) | Nonvolatile charge trap memory device having a deuterated layer in a multi-layer charge-trapping region | |
US6670670B2 (en) | Single electron memory device comprising quantum dots between gate electrode and single electron storage element and method for manufacturing the same | |
US5907780A (en) | Incorporating silicon atoms into a metal oxide gate dielectric using gas cluster ion beam implantation | |
US6858899B2 (en) | Thin film transistor with metal oxide layer and method of making same | |
US6518634B1 (en) | Strontium nitride or strontium oxynitride gate dielectric | |
US20060022252A1 (en) | Nonvolatile memory device and method of fabricating the same | |
KR100721469B1 (en) | Semiconductor device and manufacturing method thereof | |
US7071066B2 (en) | Method and structure for forming high-k gates | |
US20080169501A1 (en) | Flash memory device with hybrid structure charge trap layer and method of manufacturing same | |
US9263595B2 (en) | Non-volatile memories and methods of fabrication thereof | |
US7662685B2 (en) | Semiconductor device and manufacturing method thereof | |
US6703655B2 (en) | Ferroelectric memory transistor | |
US7928500B2 (en) | Semiconductor device | |
US20050258467A1 (en) | Nano-crystal non-volatile memory device employing oxidation inhibiting and charge storage enhancing layer | |
TW201214559A (en) | Dielectric stack | |
US8294198B2 (en) | Semiconductor integrated circuit device and method of fabricating the same | |
US6429109B1 (en) | Method to form high k dielectric and silicide to reduce poly depletion by using a sacrificial metal between oxide and gate | |
US20110031559A1 (en) | Semiconductor devices in which a cell gate pattern and a resistor pattern are formed of a same material and methods of forming the same | |
US6998356B2 (en) | Method of fabricating a semiconductor device including a dielectric layer formed using a reactive agent | |
JPH0992738A (en) | Semiconductor device and fabrication thereof | |
JP5057957B2 (en) | Semiconductor device and manufacturing method thereof | |
US20230268438A1 (en) | Semiconductor devices with ferroelectric layer and methods of manufacturing thereof | |
US8691647B1 (en) | Memory devices containing a high-K dielectric layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;BROADCOM CORPORATION;REEL/FRAME:044886/0001 Effective date: 20171208 |
|
AS | Assignment |
Owner name: CORTLAND CAPITAL MARKET SERVICES LLC, AS COLLATERA Free format text: SECURITY INTEREST;ASSIGNORS:HILCO PATENT ACQUISITION 56, LLC;BELL SEMICONDUCTOR, LLC;BELL NORTHERN RESEARCH, LLC;REEL/FRAME:045216/0020 Effective date: 20180124 |
|
AS | Assignment |
Owner name: BELL NORTHERN RESEARCH, LLC, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:060885/0001 Effective date: 20220401 Owner name: BELL SEMICONDUCTOR, LLC, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:060885/0001 Effective date: 20220401 Owner name: HILCO PATENT ACQUISITION 56, LLC, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNOR:CORTLAND CAPITAL MARKET SERVICES LLC;REEL/FRAME:060885/0001 Effective date: 20220401 |