US20050258527A1 - Adhesive/spacer island structure for multiple die package - Google Patents
Adhesive/spacer island structure for multiple die package Download PDFInfo
- Publication number
- US20050258527A1 US20050258527A1 US10/969,116 US96911604A US2005258527A1 US 20050258527 A1 US20050258527 A1 US 20050258527A1 US 96911604 A US96911604 A US 96911604A US 2005258527 A1 US2005258527 A1 US 2005258527A1
- Authority
- US
- United States
- Prior art keywords
- die
- adhesive
- spacer
- bonding region
- percentage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
- H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- a multi-chip package includes one or more integrated circuit semiconductor chips, often referred to as circuit die, stacked one onto another to provide the advantages of light weight, high density, and enhanced electrical performance.
- each chip can be lifted by a chip-bonding tool, which is usually mounted at the end of a pick-and-place device, and mounted onto the substrate or onto a semiconductor chip mounted previously.
- the upper die can be attached directly to the lower die without the use of spacers.
- spacer die that is die without circuitry
- adhesives containing spacer elements typically micro spheres, are often used to properly separate the upper and lower die. See U.S. Pat. Nos. 5,323,060; 6,333,562; 6,340,846; 6,388,313; 6,472,758; 6,569,709; 6,593,662; 6,441,496; and U.S. patent publication number U.S. 2003/0178710.
- bonding pads of the chips are connected to bonding pads of the substrate with Au or Al wires during a wire bonding process to create an array of semiconductor chip devices.
- the semiconductor chips and their associated wires connected to the substrate are encapsulated, typically using an epoxy-molding compound, to create an array of encapsulated semiconductor devices.
- the molding compound protects the semiconductor devices from the external environment, such as physical shock and humidity. After encapsulation, the encapsulated devices are separated, typically by sawing, into individual semiconductor chip packages.
- a first aspect of the invention is directed to an adhesive/spacer structure used to adhere first and second die to one another at a chosen separation in a multiple-die semiconductor chip package.
- the adhesive/spacer structure comprises a plurality of spaced-apart adhesive/spacer islands securing the first and second die to one another at a chosen separation.
- a second aspect of the invention is directed to multiple-die semiconductor chip package.
- a first die is mounted to the substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface. Wires are bonded to and extend from the bond pads outwardly past the periphery to the substrate.
- a second surface of a second die is positioned opposite the first surface to define a die bonding region therebetween.
- a plurality of spaced-apart adhesive/spacer islands are within the die bonding region and secure the first and second die to one another at a chosen separation to create a multiple-die subassembly.
- the adhesive/spacer islands comprise spacer elements within an adhesive.
- a material encapsulates the multiple-die subassembly to create a multiple-die semiconductor chip package.
- a third aspect of the invention is directed to adhesive/spacer structure used to adhere opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package.
- the first and second die define a die bonding region therebetween.
- the adhesive/spacer structure comprises spacer elements within an adhesive. The adhesive/spacer structure secures the first and second die to one another and occupies at most about 50% of the die bonding region.
- a fourth aspect of the invention is directed to a multiple-die semiconductor chip package.
- a first die is mounted to a substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface. Wires are bonded to and extend from the bond pads outwardly past the periphery to the substrate.
- a second surface of a second die is positioned opposite the first surface to define a die bonding region therebetween.
- An adhesive/spacer structure within the die bonding region secures the first and second surfaces to one another at a chosen separation to create a multiple-die subassembly.
- the adhesive/spacer structure comprises spacer elements within an adhesive.
- the adhesive/spacer structure and occupies at most about 50% of the die bonding region.
- a material encapsulates the multiple-die subassembly to create a multiple-die semiconductor chip package.
- a fifth aspect of the invention is directed to a method for adhering first and second die to one another at a chosen separation in a multiple-die semiconductor chip package.
- An adhesive/spacer material having spacer elements within an adhesive is selected.
- the adhesive/spacer material is deposited onto a first surface of a first die at a plurality of spaced-apart positions.
- a second surface of a second die is located opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby securing the first and second die to one another at a chosen separation.
- the selecting and depositing steps are carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step.
- a sixth aspect of the invention is directed to a method for creating a multiple-die semiconductor chip package.
- a first die is mounted to a substrate, the first die having a first surface with bond pads at the first surface.
- the bond pads are connected to the substrate with wires.
- An adhesive/spacer material comprising spacer elements within an adhesive, is selected.
- the adhesive/spacer material is deposited onto the first surface of the first die at a plurality of spaced-apart positions.
- a second surface of a second die is located opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation to create a multiple-die subassembly.
- the selecting and depositing steps are carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step.
- the multiple-die subassembly is encapsulated to create a
- a seventh aspect of the invention is directed to a method for adhering opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package.
- An adhesive/spacer material having spacer elements within an adhesive, is selected.
- An amount of the adhesive/spacer material is chosen.
- the chosen amount the adhesive/spacer material is deposited onto a first surface of a first die.
- a second surface of a second die is located opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation.
- the choosing and depositing steps are carried out so that the adhesive/spacer material occupies at most about 50% of the die bonding region following the securing step.
- An eighth aspect of the invention is directed to a method for creating a multiple-die semiconductor chip package.
- a first die comprising a first surface with bond pads at the first surface, is mounted to a substrate. The bond pads and the substrate are connected with wires.
- An adhesive/spacer material having spacer elements within an adhesive is selected.
- the adhesive/spacer material is deposited onto a first surface of the first die at a plurality of spaced-apart positions.
- a second surface of a second die is located opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation to create a multiple-die subassembly.
- the selecting and depositing steps are carried out so that the adhesive/spacer material occupies at most about 50% of the die bonding region.
- the multiple-die subassembly is encapsulated to create a multiple-die semiconductor chip package, with the encapsulating material occupying a second percentage of the die bonding region.
- the present invention provides several potential advantages over conventional die stacking structure, specifically silicon spacer die and conventional spacer adhesives.
- the number of processing steps is reduced compared to conventional packages using silicon spacer wafers.
- material processing can be simplified, the amount of spacer material used can be reduced and package reliability and productivity can be potentially increased.
- FIGS. 1 and 2 are side views of conventional multiple die subassemblies using a spacer die and an adhesive/spacer material to separate the upper and lower die, respectively;
- FIGS. 3-5 illustrate deposition of adhesive/spacer material onto a lower die using a shower head-type of dispenser
- FIG. 6 is a side view of a multiple-die subassembly made according to the invention following the deposition step of FIG. 5 and placement of an upper die onto the deposits of adhesive/spacer material creating adhesive/spacer islands supporting the upper die on and securing the upper die to the lower die;
- FIG. 7 is a top view of the subassembly of FIG. 6 with the top die removed to illustrate the adhesive/spacer islands;
- FIG. 8 illustrates an alternative embodiment of the structure shown in FIG. 7 ;
- FIGS. 9-11 illustrate alternative embodiments of the lower die of FIG. 7 with adhesive/spacer islands having different sizes and shapes
- FIG. 12 illustrates a multiple-die semiconductor chip package made according to the invention by encapsulating the multiple-die subassembly of FIG. 6 with an encapsulating material
- FIGS. 13-15 illustrate continuous expanses of adhesive/spacer material instead of spaced-apart adhesive/spacer islands
- FIG. 16 is a simplified plan view of a center bonded die with adhesive/spacer material applied thereto.
- FIG. 17 is a side view of a multiple-die subassembly made according to the invention having a third die mounted upon the second die in a subassembly as in FIG. 6 , following deposition of adhesive/spacer material as illustrated in FIG. 5 onto the second die, and placement of the third die onto the deposits of adhesive/spacer material creating adhesive/spacer islands supporting the third die on and securing the third die to the second die.
- FIG. 1 illustrates a conventional multiple die subassembly 10 comprising a substrate 12 to which a first, lower die 14 is adhered using an adhesive 16 .
- a second, upper die 18 is mounted to first die 14 by a spacer die 20 , the spacer die being adhered to first and second die 14 , 18 by adhesive layers 22 , 24 .
- Wires 26 connect bond pads 28 , 30 of first and second die 14 , 18 with bond pads 32 on substrate 12 .
- FIG. 2 shows a conventional multiple die subassembly 34 similar to that of FIG. 1 but using a spacer/adhesive material 36 instead of spacer die 20 and adhesive layers 22 , 24 .
- Spacer/adhesive material 36 completely fills the die-bonding region 38 defined between first and second die 14 , 18 .
- FIGS. 3-6 illustrate one procedure according to the invention for applying adhesive/spacer material 36 to a first die 14 .
- a shower head-type dispenser 40 is used to apply material 36 at four spaced apart positions on first die 14 . It is typically preferred to use a dot pattern type of shower head-type dispenser 40 instead of a conventional dispenser capillary because the one-step injection process can reduce dispensing time. Also, the amount and position for each deposit 42 can also be more easily controlled.
- Each deposit 42 of material 36 comprises adhesive 44 and at least one spacer element 46 .
- Material 36 may be a conventional material such as Loctites QMI536-3, 4, 6, which uses nominal 3, 4 and 6 mil (75, 100 and 150 micrometers) diameter organic polymer spherical particles as spacer elements 46 , or a spacer adhesive from the Ablestik 2025 Sx series. It is preferred that spacer elements 46 be an organic polymer material and pliable and large enough to accommodate wires 26 extending from bond pads 28 on, in this embodiment, first die 14 . Spacer elements 46 are typically about 30-250 micrometers in diameter. Material 36 also helps to provide bond line thickness control and die tilt control. Examples of suitable materials for spacer elements 46 include PTFE and other polymers.
- Spacer elements 46 prior to use, are typically spherical, ellipsoidal, cylindrical with hemispherical or ellipsoidal ends, or the like. After assembly, assuming spacer elements 46 are compressible, spacer elements 46 are compressed to some degree and have flattened areas where they contact lower and upper die 14 , 18 ; the shape of such spacers is collectively referred to as generally ellipsoidal. For example, an initially spherical spacer element 46 having an 8 mil (200 micrometer) diameter will typically compress to a height of about 7.5 mil (188 micrometers).
- the height of spacers 46 which is equal to chosen separation 53 , is usually at least equal to the wire loop height, is more usually greater than the wire loop height, and can be at least about 10% greater than the wire loop height, of wires 26 extending from bond pads 28 of first, lower die 14 .
- the selection of the spacer elements includes selecting spacer elements so that chosen separation 53 is equal to a design wire loop height plus an allowance for manufacturing tolerance build-up resulting from making the wire bonds, the variance in the size and compressibility the of spacer elements 46 and other appropriate variables.
- FIG. 8 illustrates an alternative embodiment in which dispenser 40 previously dispensed five spaced apart deposits 42 of material 36 onto first die 14 .
- the number, size and position of deposits 42 will depend upon various factors including the size of the die and the package description.
- second, upper die 18 preferably having a dielectric layer 48 at its second, lower surface 50 , is secured to first, lower die 14 by deposits 42 of material 36 to create a multiple-die subassembly 51 with upper and lower die 14 , 18 separated by a chosen separation 53 . See FIG. 6 .
- deposits 42 to spread out somewhat, see FIGS. 7 and 8 , creating adhesive/spacer islands 52 spaced apart from one another.
- each deposit 42 of material 36 creates a separate adhesive/spacer island 52 ; that is, none of the deposits 42 merge. In some situations certain of the deposits 42 of material 36 may merge while still creating a plurality of adhesive/spacer islands 52 . See, for example, the adhesive/spacer islands 52 A of FIGs. 9 and 10 .
- the dielectric layer 48 serves to prevent electrical shorting in the event of contact between the die 18 and the wire loops between it and the die 14 upon which it is mounted. This provides a significant advantage in manufacturing, according to the invention. Where no dielectric layer is provided on the underside of the upper die in a stack, the finished separation between the lower surface of the upper die and the upper surface of the lower die must necessarily be at least as great as the design wire loop height above the upper surface of the lower die. Because of variations in manufacture the specified separation must be made considerably greater than the design wire loop height; particularly, for example, some allowance must be made for variation in the actual heights of the loops, variation in the size of the spacer elements (particularly, variation in the height dimension of the compressed spacer elements). These allowances can result in significant addition to the separation in the finished stack and, therefore, these allowances can result significant increase in the overall thickness of the finished package. The effect is greater where a multiple die package includes more than two separated (spaced apart) stacked die.
- the allowance may be considerably reduced.
- the wire loops may not be particularly desirable for the wire loops to contact the underside of the upper die (that is, to contact dielectric layer), it is not fatal to the package if contact sometimes results during manufacture and, accordingly, it is not necessary to add significantly to the separation specification or to the resulting package height.
- the multiple spacer island embodiments of FIGS. 6-11 may be designed so that each of the adhesive/spacer islands 52 is the same size, such as in FIGS. 6 and 7 , or of different sizes, such as adhesive/spacer islands 52 A in FIGS. 9-11 .
- Adhesive/spacer islands 52 , 52 A occupy only a percentage of die bonding region 38 , preferably at most about 50% and more preferably about 20-50 percent of die bonding region 38 .
- an encapsulating material 54 is used to create a multiple-die semiconductor chip package 56 as shown in FIG. 12 .
- the encapsulating process typically occurs under a vacuum so that encapsulating material 54 also effectively fills the open regions between islands 52 , 52 A so that encapsulating material 54 , wires 26 and islands 52 occupied about 100% of die bonding region 38 therefore effectively eliminating voids within the die bonding region.
- Encapsulating material 54 may be a conventional material comprising a filled epoxy; filled epoxy materials typically comprise about 80-90 percent small, hard filler material, typically 5-10 micrometer glass or ceramic particles. Therefore, conventional encapsulating material 54 would not be suitable for use as adhesive 58 because the small, hard filler material could be captured between spacer element 46 and either or both of die 14 , 18 , resulting in damage to the die. Boundaries 58 are created between adhesive/spacer islands 52 and encapsulating material 54 .
- the plurality of spaced-apart adhesive/spacer islands 52 , 52 A may be replaced by a continuous expanses 60 of adhesive/spacer material 36 such as illustrated in FIGS. 13-15 .
- Continuous expanse 60 of material 36 may be deposited so that it preferably occupies at most about 50% of die bonding region 38 , and more preferably about 20-50% of die bonding region 38 .
- the present invention finds particular utility for use with a center bonded die 64 , see FIG. 16 , such as a DRAM, having peripheral edges 68 - 71 and having bond pads 28 at a central region 66 of die 64 .
- Wires 26 extending from bond pads 28 extend past peripheral edges 68 , 70 .
- the distance between the bond pads and the corresponding peripheral edges for a center bonded die is preferably much more than 100 micrometers. More preferably, the distance between a bond pad 28 for a center bonded die 64 and the nearest peripheral edge is at least about 40% of the corresponding length or width of the die.
- the distance between a bond pad 28 A and peripheral edge 68 is at least about 40% of the length of peripheral edge 69 . Assuming peripheral edge 69 is 8 mm long, the distance between bond pad 68 A and peripheral edge 68 is at least about 3.2 mm.
- the multiple die packages illustrated by way of example in FIG. 12 have two die in the stack, a first die and a second die.
- Multiple die packages according to the invention may have three or more die in the stack.
- a multiple die stack having three stacked die can be made by providing a multiple-die assembly as in FIG. 6 , and mounting an additional die upon the second die by depositing adhesive/spacer material onto the second die generally as shown in FIG. 5 and placing the third die onto the deposits to make a three-die assembly as shown generally at 172 in FIG. 17 .
- FIG. 17 a two die assembly as in FIG.
- the 6 has a die 18 stacked over a die 14 , which is mounted onto a substrate 12 using an adhesive (in this instance, adhesive spots are used to attach the die 14 to the substrate 12 ).
- the die 18 is separated from the die 14 by adhesive/spacer islands 52 , each including adhesive 44 and at least one spacer element 46 .
- a dielectric layer 48 applied onto the lower surface 50 of the die 18 serves to prevent electrical shorting between the die 18 and wire bonds interconnecting the die 14 and the substrate 12 , and thereby allows for reduction of tolerances for the spacer dimension, as described above. Interconnection of the die 18 with the substrate 12 is made by wire bonds 26 connected to bond pads 30 on die 18 .
- deposits of adhesive/spacer material including adhesive 74 and at least one spacer element 76 , are applied on the surface of die 18 , generally as described above with reference to FIGS. 3-5 , and then die 78 , having a dielectric layer 88 applied onto the lower surface 170 , is placed upon the adhesive/spacer material deposits.
- the resulting adhesive/spacer islands 72 provide a sufficient between the die 78 and the die 18 equal to a design wire loop height for wire bonds 26 plus an allowance for manufacturing tolerance.
- Electrical interconnect between the die 78 and the substrate is then made, using a wire bonding tool to connect to bond pads 80 .
- further additional die can be added to the stack. When the stack is complete, an encapsulating process is employed to complete the package and, where the package is made in an array of packages on a multipackage substrate, the packages are separated from one another by saw- or punch-singulation.
- the adhesive/spacer structures are shown in FIGS. 6 and 17 as constituting islands having regular size and shape; according to the invention the islands may have any of various shapes and sizes, as described above with reference, for example, to FIGS. 9-11 and 13 - 16 .
- At least two die in the stack are separated by an adhesive/spacer structure; or, at least the lower die in the stack is separated from the substrate by a adhesive/spacer structure. All the die may be separated by spacers, at least two of them being separated by a adhesive/spacer structure; or, in some instances where one or more die is narrower than the die upon which it is stacked, no spacer may be required between those two die.
Abstract
An adhesive/spacer structure (52, 52A, 60) is used to adhere first and second die (14, 18) to one another at a chosen separation in a multiple-die semiconductor chip package (56). The first and second die define a die bonding region (38) therebetween. The adhesive/spacer structure may comprise a plurality of spaced-apart adhesive/spacer islands (52, 52A) securing the first and second die to one another at a chosen separation (53). The adhesive/spacer structure may also secure the first and second die to one another to occupy about 1-50% of the die bonding region.
Description
- This application claims priority from U.S. Provisional Application No. 60/573,903, filed May 24, 2004, titled “Adhesive/spacer island structure for multiple die package”[; and this application claims priority from related U.S. Provisional Application No. 60/573,956, filed May 24, 2004, titled “Multiple die package with adhesive/spacer structure and insulated die surface”]. This application is related to U.S. Application No. 10/______, Attorney Docket CPAC 1071-2, filed on the same day as this application.
- To obtain the maximum function and efficiency from the minimum package, various types of increased density packages have been developed. Among these various types of packages is the multiple-die semiconductor chip package, commonly referred to as a multi-chip module, multi-chip package or stacked chip package. A multi-chip package includes one or more integrated circuit semiconductor chips, often referred to as circuit die, stacked one onto another to provide the advantages of light weight, high density, and enhanced electrical performance. To stack the semiconductor chips, each chip can be lifted by a chip-bonding tool, which is usually mounted at the end of a pick-and-place device, and mounted onto the substrate or onto a semiconductor chip mounted previously.
- In some circumstances, such as when the upper die is smaller than the lower die, the upper die can be attached directly to the lower die without the use of spacers. However, when spacers are needed between the upper and lower die, spacer die, that is die without circuitry, can be used between the upper and lower die. In addition, adhesives containing spacer elements, typically micro spheres, are often used to properly separate the upper and lower die. See U.S. Pat. Nos. 5,323,060; 6,333,562; 6,340,846; 6,388,313; 6,472,758; 6,569,709; 6,593,662; 6,441,496; and U.S. patent publication number U.S. 2003/0178710.
- After the chip mounting process, bonding pads of the chips are connected to bonding pads of the substrate with Au or Al wires during a wire bonding process to create an array of semiconductor chip devices. Finally, the semiconductor chips and their associated wires connected to the substrate are encapsulated, typically using an epoxy-molding compound, to create an array of encapsulated semiconductor devices. The molding compound protects the semiconductor devices from the external environment, such as physical shock and humidity. After encapsulation, the encapsulated devices are separated, typically by sawing, into individual semiconductor chip packages.
- A first aspect of the invention is directed to an adhesive/spacer structure used to adhere first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. The adhesive/spacer structure comprises a plurality of spaced-apart adhesive/spacer islands securing the first and second die to one another at a chosen separation.
- A second aspect of the invention is directed to multiple-die semiconductor chip package. A first die is mounted to the substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface. Wires are bonded to and extend from the bond pads outwardly past the periphery to the substrate. A second surface of a second die is positioned opposite the first surface to define a die bonding region therebetween. A plurality of spaced-apart adhesive/spacer islands are within the die bonding region and secure the first and second die to one another at a chosen separation to create a multiple-die subassembly. The adhesive/spacer islands comprise spacer elements within an adhesive. A material encapsulates the multiple-die subassembly to create a multiple-die semiconductor chip package.
- A third aspect of the invention is directed to adhesive/spacer structure used to adhere opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. The first and second die define a die bonding region therebetween. The adhesive/spacer structure comprises spacer elements within an adhesive. The adhesive/spacer structure secures the first and second die to one another and occupies at most about 50% of the die bonding region.
- A fourth aspect of the invention is directed to a multiple-die semiconductor chip package. A first die is mounted to a substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface. Wires are bonded to and extend from the bond pads outwardly past the periphery to the substrate. A second surface of a second die is positioned opposite the first surface to define a die bonding region therebetween. An adhesive/spacer structure within the die bonding region secures the first and second surfaces to one another at a chosen separation to create a multiple-die subassembly. The adhesive/spacer structure comprises spacer elements within an adhesive. The adhesive/spacer structure and occupies at most about 50% of the die bonding region. A material encapsulates the multiple-die subassembly to create a multiple-die semiconductor chip package.
- A fifth aspect of the invention is directed to a method for adhering first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. An adhesive/spacer material having spacer elements within an adhesive is selected. The adhesive/spacer material is deposited onto a first surface of a first die at a plurality of spaced-apart positions. A second surface of a second die is located opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby securing the first and second die to one another at a chosen separation. The selecting and depositing steps are carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step.
- A sixth aspect of the invention is directed to a method for creating a multiple-die semiconductor chip package. A first die is mounted to a substrate, the first die having a first surface with bond pads at the first surface. The bond pads are connected to the substrate with wires. An adhesive/spacer material, comprising spacer elements within an adhesive, is selected. The adhesive/spacer material is deposited onto the first surface of the first die at a plurality of spaced-apart positions. A second surface of a second die is located opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation to create a multiple-die subassembly. The selecting and depositing steps are carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step. The multiple-die subassembly is encapsulated to create a multiple-die semiconductor chip package.
- A seventh aspect of the invention is directed to a method for adhering opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package. An adhesive/spacer material, having spacer elements within an adhesive, is selected. An amount of the adhesive/spacer material is chosen. The chosen amount the adhesive/spacer material is deposited onto a first surface of a first die. A second surface of a second die is located opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation. The choosing and depositing steps are carried out so that the adhesive/spacer material occupies at most about 50% of the die bonding region following the securing step.
- An eighth aspect of the invention is directed to a method for creating a multiple-die semiconductor chip package. A first die, comprising a first surface with bond pads at the first surface, is mounted to a substrate. The bond pads and the substrate are connected with wires. An adhesive/spacer material having spacer elements within an adhesive is selected. The adhesive/spacer material is deposited onto a first surface of the first die at a plurality of spaced-apart positions. A second surface of a second die is located opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby: defining a die bonding region between the first and second surfaces, and securing the first and second die to one another at a chosen separation to create a multiple-die subassembly. The selecting and depositing steps are carried out so that the adhesive/spacer material occupies at most about 50% of the die bonding region. The multiple-die subassembly is encapsulated to create a multiple-die semiconductor chip package, with the encapsulating material occupying a second percentage of the die bonding region.
- The present invention provides several potential advantages over conventional die stacking structure, specifically silicon spacer die and conventional spacer adhesives. The number of processing steps is reduced compared to conventional packages using silicon spacer wafers. According to the present invention, material processing can be simplified, the amount of spacer material used can be reduced and package reliability and productivity can be potentially increased.
- Various features and advantages of the invention will appear from the following description in which the preferred embodiments have been set forth in detail in conjunction with the accompanying drawings.
-
FIGS. 1 and 2 are side views of conventional multiple die subassemblies using a spacer die and an adhesive/spacer material to separate the upper and lower die, respectively; -
FIGS. 3-5 illustrate deposition of adhesive/spacer material onto a lower die using a shower head-type of dispenser; -
FIG. 6 is a side view of a multiple-die subassembly made according to the invention following the deposition step ofFIG. 5 and placement of an upper die onto the deposits of adhesive/spacer material creating adhesive/spacer islands supporting the upper die on and securing the upper die to the lower die; -
FIG. 7 is a top view of the subassembly ofFIG. 6 with the top die removed to illustrate the adhesive/spacer islands; -
FIG. 8 illustrates an alternative embodiment of the structure shown inFIG. 7 ; -
FIGS. 9-11 illustrate alternative embodiments of the lower die ofFIG. 7 with adhesive/spacer islands having different sizes and shapes; -
FIG. 12 illustrates a multiple-die semiconductor chip package made according to the invention by encapsulating the multiple-die subassembly ofFIG. 6 with an encapsulating material; -
FIGS. 13-15 illustrate continuous expanses of adhesive/spacer material instead of spaced-apart adhesive/spacer islands; and -
FIG. 16 is a simplified plan view of a center bonded die with adhesive/spacer material applied thereto. -
FIG. 17 is a side view of a multiple-die subassembly made according to the invention having a third die mounted upon the second die in a subassembly as inFIG. 6 , following deposition of adhesive/spacer material as illustrated inFIG. 5 onto the second die, and placement of the third die onto the deposits of adhesive/spacer material creating adhesive/spacer islands supporting the third die on and securing the third die to the second die. - The invention will now be described in further detail by reference to the drawings, which illustrate alternative embodiments of the invention. The drawings are diagrammatic, showing features of the invention and their relation to other features and structures, and are not made to scale. For improved clarity of presentation, in the FIGs. illustrating embodiments of the invention, elements corresponding to elements shown in other drawings are not all particularly renumbered, although they are all readily identifiable in all the FIGs.
- Several prior art structures and embodiments made according to the invention are discussed below. Like reference numerals refer to like elements.
-
FIG. 1 illustrates a conventionalmultiple die subassembly 10 comprising asubstrate 12 to which a first,lower die 14 is adhered using an adhesive 16. A second, upper die 18 is mounted to first die 14 by aspacer die 20, the spacer die being adhered to first andsecond die adhesive layers Wires 26 connectbond pads second die bond pads 32 onsubstrate 12.FIG. 2 shows a conventional multiple die subassembly 34 similar to that ofFIG. 1 but using a spacer/adhesive material 36 instead of spacer die 20 andadhesive layers adhesive material 36 completely fills the die-bonding region 38 defined between first andsecond die -
FIGS. 3-6 illustrate one procedure according to the invention for applying adhesive/spacer material 36 to afirst die 14. In this embodiment a shower head-type dispenser 40 is used to applymaterial 36 at four spaced apart positions onfirst die 14. It is typically preferred to use a dot pattern type of shower head-type dispenser 40 instead of a conventional dispenser capillary because the one-step injection process can reduce dispensing time. Also, the amount and position for each deposit 42 can also be more easily controlled. - Each deposit 42 of
material 36, seeFIGS. 5-7 , comprises adhesive 44 and at least onespacer element 46.Material 36 may be a conventional material such as Loctites QMI536-3, 4, 6, which uses nominal 3, 4 and 6 mil (75, 100 and 150 micrometers) diameter organic polymer spherical particles asspacer elements 46, or a spacer adhesive from the Ablestik 2025 Sx series. It is preferred thatspacer elements 46 be an organic polymer material and pliable and large enough to accommodatewires 26 extending frombond pads 28 on, in this embodiment, first die 14.Spacer elements 46 are typically about 30-250 micrometers in diameter.Material 36 also helps to provide bond line thickness control and die tilt control. Examples of suitable materials forspacer elements 46 include PTFE and other polymers. -
Spacer elements 46, prior to use, are typically spherical, ellipsoidal, cylindrical with hemispherical or ellipsoidal ends, or the like. After assembly, assumingspacer elements 46 are compressible,spacer elements 46 are compressed to some degree and have flattened areas where they contact lower andupper die spherical spacer element 46 having an 8 mil (200 micrometer) diameter will typically compress to a height of about 7.5 mil (188 micrometers). The height ofspacers 46, which is equal to chosenseparation 53, is usually at least equal to the wire loop height, is more usually greater than the wire loop height, and can be at least about 10% greater than the wire loop height, ofwires 26 extending frombond pads 28 of first,lower die 14. If desired, the selection of the spacer elements includes selecting spacer elements so that chosenseparation 53 is equal to a design wire loop height plus an allowance for manufacturing tolerance build-up resulting from making the wire bonds, the variance in the size and compressibility the ofspacer elements 46 and other appropriate variables. -
FIG. 8 illustrates an alternative embodiment in which dispenser 40 previously dispensed five spaced apart deposits 42 ofmaterial 36 ontofirst die 14. The number, size and position of deposits 42 will depend upon various factors including the size of the die and the package description. - Following the deposition of deposits 42, second,
upper die 18, preferably having adielectric layer 48 at its second,lower surface 50, is secured to first, lower die 14 by deposits 42 ofmaterial 36 to create a multiple-die subassembly 51 with upper and lower die 14, 18 separated by a chosenseparation 53. SeeFIG. 6 . This causes deposits 42 to spread out somewhat, seeFIGS. 7 and 8 , creating adhesive/spacer islands 52 spaced apart from one another. In the embodiment ofFIGS. 3-8 , each deposit 42 ofmaterial 36 creates a separate adhesive/spacer island 52; that is, none of the deposits 42 merge. In some situations certain of the deposits 42 ofmaterial 36 may merge while still creating a plurality of adhesive/spacer islands 52. See, for example, the adhesive/spacer islands 52A of FIGs. 9 and 10. - The
dielectric layer 48 serves to prevent electrical shorting in the event of contact between the die 18 and the wire loops between it and the die 14 upon which it is mounted. This provides a significant advantage in manufacturing, according to the invention. Where no dielectric layer is provided on the underside of the upper die in a stack, the finished separation between the lower surface of the upper die and the upper surface of the lower die must necessarily be at least as great as the design wire loop height above the upper surface of the lower die. Because of variations in manufacture the specified separation must be made considerably greater than the design wire loop height; particularly, for example, some allowance must be made for variation in the actual heights of the loops, variation in the size of the spacer elements (particularly, variation in the height dimension of the compressed spacer elements). These allowances can result in significant addition to the separation in the finished stack and, therefore, these allowances can result significant increase in the overall thickness of the finished package. The effect is greater where a multiple die package includes more than two separated (spaced apart) stacked die. - In contrast, where the underside of the upper die in a stacked pair of die according to the invention is provided with a dielectric layer, the allowance may be considerably reduced. Although it may not be particularly desirable for the wire loops to contact the underside of the upper die (that is, to contact dielectric layer), it is not fatal to the package if contact sometimes results during manufacture and, accordingly, it is not necessary to add significantly to the separation specification or to the resulting package height.
- The multiple spacer island embodiments of
FIGS. 6-11 may be designed so that each of the adhesive/spacer islands 52 is the same size, such as inFIGS. 6 and 7 , or of different sizes, such as adhesive/spacer islands 52A inFIGS. 9-11 . Adhesive/spacer islands die bonding region 38, preferably at most about 50% and more preferably about 20-50 percent ofdie bonding region 38. Thereafter, an encapsulatingmaterial 54 is used to create a multiple-diesemiconductor chip package 56 as shown inFIG. 12 . The encapsulating process typically occurs under a vacuum so that encapsulatingmaterial 54 also effectively fills the open regions betweenislands material 54,wires 26 andislands 52 occupied about 100% ofdie bonding region 38 therefore effectively eliminating voids within the die bonding region. - Encapsulating
material 54 may be a conventional material comprising a filled epoxy; filled epoxy materials typically comprise about 80-90 percent small, hard filler material, typically 5-10 micrometer glass or ceramic particles. Therefore,conventional encapsulating material 54 would not be suitable for use as adhesive 58 because the small, hard filler material could be captured betweenspacer element 46 and either or both ofdie Boundaries 58 are created between adhesive/spacer islands 52 and encapsulatingmaterial 54. - In some situations the plurality of spaced-apart adhesive/
spacer islands continuous expanses 60 of adhesive/spacer material 36 such as illustrated inFIGS. 13-15 .Continuous expanse 60 ofmaterial 36 may be deposited so that it preferably occupies at most about 50% ofdie bonding region 38, and more preferably about 20-50% ofdie bonding region 38. - The present invention finds particular utility for use with a center bonded
die 64, seeFIG. 16 , such as a DRAM, having peripheral edges 68-71 and havingbond pads 28 at acentral region 66 ofdie 64.Wires 26 extending frombond pads 28 extend pastperipheral edges bond pad 28 for a center bonded die 64 and the nearest peripheral edge is at least about 40% of the corresponding length or width of the die. For example, the distance between abond pad 28A andperipheral edge 68 is at least about 40% of the length ofperipheral edge 69. Assumingperipheral edge 69 is 8 mm long, the distance between bond pad 68A andperipheral edge 68 is at least about 3.2 mm. - The multiple die packages illustrated by way of example in
FIG. 12 have two die in the stack, a first die and a second die. Multiple die packages according to the invention may have three or more die in the stack. A multiple die stack having three stacked die, for example, can be made by providing a multiple-die assembly as inFIG. 6 , and mounting an additional die upon the second die by depositing adhesive/spacer material onto the second die generally as shown inFIG. 5 and placing the third die onto the deposits to make a three-die assembly as shown generally at 172 inFIG. 17 . Referring toFIG. 17 , a two die assembly as inFIG. 6 has a die 18 stacked over a die 14, which is mounted onto asubstrate 12 using an adhesive (in this instance, adhesive spots are used to attach the die 14 to the substrate 12). Thedie 18 is separated from the die 14 by adhesive/spacer islands 52, each includingadhesive 44 and at least onespacer element 46. Adielectric layer 48 applied onto thelower surface 50 of the die 18 serves to prevent electrical shorting between the die 18 and wire bonds interconnecting thedie 14 and thesubstrate 12, and thereby allows for reduction of tolerances for the spacer dimension, as described above. Interconnection of the die 18 with thesubstrate 12 is made bywire bonds 26 connected tobond pads 30 ondie 18. To mount anadditional die 78, deposits of adhesive/spacer material, includingadhesive 74 and at least onespacer element 76, are applied on the surface ofdie 18, generally as described above with reference toFIGS. 3-5 , and then die 78, having adielectric layer 88 applied onto thelower surface 170, is placed upon the adhesive/spacer material deposits. The resulting adhesive/spacer islands 72 provide a sufficient between the die 78 and the die 18 equal to a design wire loop height forwire bonds 26 plus an allowance for manufacturing tolerance. Electrical interconnect between the die 78 and the substrate is then made, using a wire bonding tool to connect tobond pads 80. According to the invention, further additional die can be added to the stack. When the stack is complete, an encapsulating process is employed to complete the package and, where the package is made in an array of packages on a multipackage substrate, the packages are separated from one another by saw- or punch-singulation. - The adhesive/spacer structures are shown in
FIGS. 6 and 17 as constituting islands having regular size and shape; according to the invention the islands may have any of various shapes and sizes, as described above with reference, for example, toFIGS. 9-11 and 13-16. - In multiple die packages according to the invention, at least two die in the stack are separated by an adhesive/spacer structure; or, at least the lower die in the stack is separated from the substrate by a adhesive/spacer structure. All the die may be separated by spacers, at least two of them being separated by a adhesive/spacer structure; or, in some instances where one or more die is narrower than the die upon which it is stacked, no spacer may be required between those two die.
- Other modification and variation can be made to the disclosed embodiments without departing from the subject of the invention as defined in the following claims. For example, although the above embodiments disclose the use of adhesive/
spacer material 36 between lower andupper die material 36 may also be used with multiple die semiconductor chip packages having, for example, four die withmaterial 36 used between one, two or three of the pairs of adjacent die. Also, although the above described embodiments show the bump reverse bonding method for attachingwires 26 tobond pads - Any and all patents, patent applications and printed publications referred to above are incorporated by reference.
- Other embodiments are within the scope of the invention.
Claims (37)
1. An adhesive/spacer structure used to adhere first and second die to one another at a chosen separation in a multiple-die semiconductor chip package, the adhesive/spacer structure comprising:
a plurality of spaced-apart adhesive/spacer islands securing the first and second die to one another at a chosen separation; and
said adhesive/spacer islands comprising an adhesive/spacer material, said adhesive/spacer material comprising deformable spacer elements embedded within adhesive.
2. The structure according to claim 1 comprising at least three of said spaced-apart adhesive/spacer islands.
3. The structure according to claim 1 wherein at least one of said adhesive/spacer islands comprises a plurality of said spacer elements.
4. The structure according to claim 1 wherein the spacer elements are all substantially the same size.
5. The structure according to claim 1 wherein the spacer elements comprise generally ellipsoidal spacer elements.
6. The structure according to claim 5 wherein the generally ellipsoidal spacer elements comprise flattened generally spherical spacer elements.
7. The structure according to claim 1 wherein the spacer elements are deformable polymer spacer elements.
8. The structure according to claim 7 wherein the deformable polymer spacer elements comprise PTFE.
9. The structure according to claim 1 wherein each of the adhesive/spacer islands are about the same size.
10. The structure according to claim 1 wherein a first of the adhesive/spacer islands is at least twice the size of a second of the adhesive/spacer islands.
11. A multiple-die semiconductor chip package comprising:
a substrate;
a first die mounted to the substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface;
wires bonded to and extending from the bond pads outwardly past the periphery to the substrate;
a second die with a second surface positioned opposite the first surface and defining a die bonding region therebetween, the second surface of the second die comprising a dielectric layer;
a plurality of spaced-apart adhesive/spacer islands within the die bonding region securing the first and second die to one another at a chosen separation to create a multiple-die subassembly, the adhesive/spacer islands occupying a first percentage of the die bonding region;
the adhesive/spacer islands comprising at least one spacer element within an adhesive; and
a material encapsulating the multiple-die subassembly to create a multiple-die semiconductor chip package, the encapsulating material occupying a second percentage of the die bonding region.
12. The package according to claim 11 wherein the first percentage is between about 20-50 percent.
13. The package according to claim 11 wherein the first percentage is at most about 50%.
14. The package according to claim 11 wherein the wires within the die bonding region occupy a third percentage of the die bonding region, and wherein the sum of the first, second and third percentages is about 100 percent thereby effectively eliminating voids within the die bonding region.
15. The package according to claim 11 wherein:
the adhesive comprises epoxy; and
the encapsulating material comprises a filled epoxy.
16. The package according to claim 11 wherein the adhesive and the encapsulating material create an adhesive/encapsulating material boundary within the die bonding region.
17. An adhesive/spacer structure used to adhere opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package, the multiple-die semiconductor chip package comprising the first and second die defining a die bonding region therebetween, the adhesive/spacer structure comprising:
adhesive/spacer structure comprising spacer elements within an adhesive, the spacer elements comprising a deformable material; and
the adhesive/spacer structure securing the first and second die to one another and occupying at most about 50% of the die bonding region.
18. The structure according to claim 17 wherein the adhesive/spacer structure comprises first and second adhesive/spacer structures spaced apart from one another.
19. The structure according to claim 17 wherein the adhesive/spacer structure comprises at least three adhesive/spacer structures spaced apart from one another.
20. The structure according to claim 17 wherein the adhesive/spacer structure occupies about 20-50% of the die bonding region.
21. A multiple-die semiconductor chip package comprising:
a substrate;
a first die mounted to the substrate, the first die having a first surface bounded by a periphery and having bond pads at the first surface;
wires bonded to and extending from the bond pads outwardly past the periphery to the substrate;
a second die with a second surface positioned opposite the first surface and defining a die bonding region therebetween, the second surface of the second die comprising a dielectric layer;
adhesive/spacer structure within the die bonding region securing the first and second surfaces to one another at a chosen separation to create a multiple-die subassembly;
the adhesive/spacer structure comprising spacer elements within an adhesive;
the adhesive/spacer structure occupying a first percentage of the die bonding region, the first percentage being at most about 50%; and
a material encapsulating the multiple-die subassembly to create a multiple-die semiconductor chip package, the encapsulating material occupying a second percentage of the die bonding region.
22. The package according to claim 21 wherein the first percentage is about 20-50%.
23. The package according to claim 21 wherein the wires within the die bonding region occupy a third percentage of the die bonding region, and wherein the sum of the first, second and third percentages is about 100% thereby effectively eliminating voids within the die bonding region.
24. A method for adhering first and second die to one another at a chosen separation in a multiple-die semiconductor chip package, the method comprising:
selecting an adhesive/spacer material having spacer elements within an adhesive;
depositing the adhesive/spacer material onto a first surface of a first die at a plurality of spaced-apart positions;
providing a second surface of the second die with a dielectric layer;
locating the second surface of a second die opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
securing the first and second die to one another at a chosen separation; and
the selecting and depositing steps carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step.
25. The method according to claim 24 wherein the selecting step comprises choosing spacer elements having the same size and shape.
26. The method according to claim 24 wherein the depositing step is carried out to create a plurality of generally equal-size islands of the adhesive/spacer material after the securing step.
27. The method according to claim 24 wherein the depositing step is carried out to create at least three generally equal-size islands of the adhesive/spacer material after the securing step.
28. A method for creating a multiple-die semiconductor chip package, the method comprising:
mounting a first die to a substrate, the first die having a first surface with bond pads at the first surface;
connecting the bond pads and the substrate with wires;
selecting an adhesive/spacer material comprising spacer elements within an adhesive;
depositing the adhesive/spacer material onto a first surface of the first die at a plurality of spaced-apart positions;
providing a second surface of the second die with a dielectric layer;
locating a second surface of a second die opposite the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
defining a die bonding region between the first and second surfaces; and
securing the first and second die to one another at a chosen separation to create a multiple-die subassembly;
the selecting and depositing steps carried out to create a plurality of spaced-apart adhesive/spacer islands following the securing step, the adhesive/spacer islands occupying a first percentage of the die bonding region; and
encapsulating the multiple-die subassembly to create a multiple-die semiconductor chip package, the encapsulating material occupying a second percentage of the die bonding region, and the wires within the die bonding region occupying a third percentage of the die bonding region.
29. The method according to claim 28 wherein the depositing step is carried out so that the first percentage is about 20-50 percent.
30. The method according to claim 28 wherein the depositing step is carried out so that the first percentage is at most about 50%.
31. The method according to claim 28 wherein, the sum of the first, second and third percentages is about 100% thereby effectively eliminating voids within the die bonding region.
32. A method for adhering opposed surfaces of first and second die to one another at a chosen separation in a multiple-die semiconductor chip package, the method comprising:
selecting an adhesive/spacer material having spacer elements within an adhesive;
choosing an amount of the adhesive/spacer material;
depositing the chosen amount the adhesive/spacer material onto a first surface of a first die;
providing a second surface of the second die with a dielectric layer;
locating a second surface of a second die opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
defining a die bonding region between the first and second surfaces; and
securing the first and second die to one another at a chosen separation; and
the choosing and depositing steps carried out so that the adhesive/spacer material occupies at most about 50% of the die bonding region following the securing step.
33. The method according to claim 32 wherein the depositing step is carried out to create a single, continuous expanse of the adhesive/spacer material after the securing step.
34. The method according to claim 32 wherein the choosing step is carried out so that the adhesive/spacer material occupies about 20-50% of the die bonding region.
35. A method for creating a multiple-die semiconductor chip package, the method comprising:
mounting a first die to a substrate, the first die comprising a first surface with bond pads at the first surface;
connecting the bond pads and the substrate with wires;
selecting an adhesive/spacer material having spacer elements within an adhesive;
depositing the adhesive/spacer material onto a first surface of the first die at a plurality of spaced-apart positions;
locating a second surface of a second die opposite at the first surface of the first die and in contact with the adhesive/spacer material therebetween thereby:
defining a die bonding region between the first and second surfaces; and
securing the first and second die to one another at a chosen separation to create a multiple-die subassembly;
the selecting and depositing steps carried out so that the adhesive/spacer material occupies a first percentage of the die bonding region, the first percentage being at most about 50%; and
encapsulating the multiple-die subassembly to create a multiple-die semiconductor chip package, the encapsulating material occupying a second percentage of the die bonding region, and the wires within the die bonding region occupying a third percentage of the die bonding region.
36. The method according to claim 35 wherein the depositing step is carried out so that the first percentage is about 20-50%.
37. The method according to claim 35 wherein, the sum of the first, second and third percentages is about 100% thereby effectively eliminating voids within the die bonding region.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/969,116 US20050258527A1 (en) | 2004-05-24 | 2004-10-20 | Adhesive/spacer island structure for multiple die package |
US11/134,845 US8552551B2 (en) | 2004-05-24 | 2005-05-20 | Adhesive/spacer island structure for stacking over wire bonded die |
PCT/US2005/017893 WO2005117111A2 (en) | 2004-05-24 | 2005-05-20 | Adhesive/spacer island structure for multiple die package |
TW094117103A TWI445157B (en) | 2004-05-24 | 2005-05-24 | Adhesive/spacer island structure for multiple die package |
TW102116249A TW201334151A (en) | 2004-05-24 | 2005-05-24 | Adhesive/spacer island structure for multiple die package |
US11/530,841 US8623704B2 (en) | 2004-05-24 | 2006-09-11 | Adhesive/spacer island structure for multiple die package |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US57395604P | 2004-05-24 | 2004-05-24 | |
US57390304P | 2004-05-24 | 2004-05-24 | |
US10/969,116 US20050258527A1 (en) | 2004-05-24 | 2004-10-20 | Adhesive/spacer island structure for multiple die package |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/134,845 Continuation-In-Part US8552551B2 (en) | 2004-05-24 | 2005-05-20 | Adhesive/spacer island structure for stacking over wire bonded die |
US11/530,841 Division US8623704B2 (en) | 2004-05-24 | 2006-09-11 | Adhesive/spacer island structure for multiple die package |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050258527A1 true US20050258527A1 (en) | 2005-11-24 |
Family
ID=35374420
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/969,116 Abandoned US20050258527A1 (en) | 2004-05-24 | 2004-10-20 | Adhesive/spacer island structure for multiple die package |
US11/530,841 Active 2027-01-16 US8623704B2 (en) | 2004-05-24 | 2006-09-11 | Adhesive/spacer island structure for multiple die package |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/530,841 Active 2027-01-16 US8623704B2 (en) | 2004-05-24 | 2006-09-11 | Adhesive/spacer island structure for multiple die package |
Country Status (1)
Country | Link |
---|---|
US (2) | US20050258527A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080054429A1 (en) * | 2006-08-25 | 2008-03-06 | Bolken Todd O | Spacers for separating components of semiconductor device assemblies, semiconductor device assemblies and systems including spacers and methods of making spacers |
US20130229777A1 (en) * | 2012-03-01 | 2013-09-05 | Infineon Technologies Ag | Chip arrangements and methods for forming a chip arrangement |
US20150076679A1 (en) * | 2006-02-20 | 2015-03-19 | Micron Technology, Inc. | Semiconductor device assemblies including face-to-face semiconductor dice and related methods |
US20150187713A1 (en) * | 2006-06-29 | 2015-07-02 | Intel Corporation | Apparatus, system, and method for wireless connection in integrated circuit packages |
WO2017059141A1 (en) * | 2015-10-02 | 2017-04-06 | Qualcomm Incorporated | PACKAGE-ON-PACKAGE (PoP) DEVICE COMPRISING A GAP CONTROLLER BETWEEN INTEGRATED CIRCUIT (IC) PACKAGES |
US11127604B2 (en) * | 2018-01-05 | 2021-09-21 | Innolux Corporation | Manufacturing method of semiconductor device |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7906853B2 (en) * | 2007-09-06 | 2011-03-15 | Micron Technology, Inc. | Package structure for multiple die stack |
JP2011077108A (en) * | 2009-09-29 | 2011-04-14 | Elpida Memory Inc | Semiconductor device |
KR102495911B1 (en) | 2016-06-14 | 2023-02-03 | 삼성전자 주식회사 | Semiconductor package |
Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US28788A (en) * | 1860-06-19 | Improvement in sewing-machines | ||
US38357A (en) * | 1863-04-28 | Improvement in apparatus for carbureting gas | ||
US38374A (en) * | 1863-05-05 | Improvement in tax-calculatopxs | ||
US90050A (en) * | 1869-05-11 | Improved mosquito and fly net | ||
US178710A (en) * | 1876-06-13 | Improvement in grate-bars | ||
US5140404A (en) * | 1990-10-24 | 1992-08-18 | Micron Technology, Inc. | Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5218229A (en) * | 1991-08-30 | 1993-06-08 | Micron Technology, Inc. | Inset die lead frame configuration lead frame for a semiconductor device having means for improved busing and die-lead frame attachment |
US5323060A (en) * | 1993-06-02 | 1994-06-21 | Micron Semiconductor, Inc. | Multichip module having a stacked chip arrangement |
US5372883A (en) * | 1990-03-20 | 1994-12-13 | Staystik, Inc. | Die attach adhesive film, application method and devices incorporating the same |
US5778799A (en) * | 1992-10-05 | 1998-07-14 | Baker Manufacturing Co. | Computer work station |
US5946733A (en) * | 1998-07-13 | 1999-09-07 | Spooner; Keith | Belt supported holder for construction workers' safety gloves |
US6265763B1 (en) * | 2000-03-14 | 2001-07-24 | Siliconware Precision Industries Co., Ltd. | Multi-chip integrated circuit package structure for central pad chip |
US6333582B1 (en) * | 2000-01-11 | 2001-12-25 | Mitsubishi Denki Kabushiki Kaisha | Rotor for an alternator |
US6340846B1 (en) * | 2000-12-06 | 2002-01-22 | Amkor Technology, Inc. | Making semiconductor packages with stacked dies and reinforced wire bonds |
US6351028B1 (en) * | 1999-02-08 | 2002-02-26 | Micron Technology, Inc. | Multiple die stack apparatus employing T-shaped interposer elements |
US6388313B1 (en) * | 2001-01-30 | 2002-05-14 | Siliconware Precision Industries Co., Ltd. | Multi-chip module |
US6436732B2 (en) * | 1997-08-21 | 2002-08-20 | Micron Technology, Inc. | Apparatus for applying viscous materials to a lead frame |
US6441496B1 (en) * | 2000-11-22 | 2002-08-27 | Wen Chuan Chen | Structure of stacked integrated circuits |
US6569709B2 (en) * | 2001-10-15 | 2003-05-27 | Micron Technology, Inc. | Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods |
US6593662B1 (en) * | 2000-06-16 | 2003-07-15 | Siliconware Precision Industries Co., Ltd. | Stacked-die package structure |
US6620651B2 (en) * | 2001-10-23 | 2003-09-16 | National Starch And Chemical Investment Holding Corporation | Adhesive wafers for die attach application |
US6650009B2 (en) * | 2000-07-18 | 2003-11-18 | Siliconware Precision Industries Co., Ltd. | Structure of a multi chip module having stacked chips |
US20040039127A1 (en) * | 2002-08-26 | 2004-02-26 | Satoru Amou | Electronic device using low dielectric loss tangent insulators for high frequency signals |
US6753613B2 (en) * | 2002-03-13 | 2004-06-22 | Intel Corporation | Stacked dice standoffs |
US6885093B2 (en) * | 2002-02-28 | 2005-04-26 | Freescale Semiconductor, Inc. | Stacked die semiconductor device |
US20050243268A1 (en) * | 2002-09-19 | 2005-11-03 | Koninklijke Philips Electronics N.V. | Pair of substrates spaced from each other by spacers having a pre-determined pattern and method of making thereof |
Family Cites Families (127)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5446620A (en) * | 1990-08-01 | 1995-08-29 | Staktek Corporation | Ultra high density integrated circuit packages |
FR2670322B1 (en) * | 1990-12-05 | 1997-07-04 | Matra Espace | SOLID STATE MEMORY MODULES AND MEMORY DEVICES CONTAINING SUCH MODULES |
US5222014A (en) * | 1992-03-02 | 1993-06-22 | Motorola, Inc. | Three-dimensional multi-chip pad array carrier |
US5422435A (en) * | 1992-05-22 | 1995-06-06 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
FR2694840B1 (en) * | 1992-08-13 | 1994-09-09 | Commissariat Energie Atomique | Three-dimensional multi-chip module. |
US5340771A (en) * | 1993-03-18 | 1994-08-23 | Lsi Logic Corporation | Techniques for providing high I/O count connections to semiconductor dies |
US5444296A (en) * | 1993-11-22 | 1995-08-22 | Sun Microsystems, Inc. | Ball grid array packages for high speed applications |
US5436203A (en) * | 1994-07-05 | 1995-07-25 | Motorola, Inc. | Shielded liquid encapsulated semiconductor device and method for making the same |
MY112145A (en) * | 1994-07-11 | 2001-04-30 | Ibm | Direct attachment of heat sink attached directly to flip chip using flexible epoxy |
US5753358A (en) * | 1994-08-25 | 1998-05-19 | W. L. Gore & Associates, Inc. | Adhisive-filler polymer film composite |
US5548160A (en) * | 1994-11-14 | 1996-08-20 | Micron Technology, Inc. | Method and structure for attaching a semiconductor die to a lead frame |
US5652185A (en) * | 1995-04-07 | 1997-07-29 | National Semiconductor Corporation | Maximized substrate design for grid array based assemblies |
US5719440A (en) | 1995-12-19 | 1998-02-17 | Micron Technology, Inc. | Flip chip adaptor package for bare die |
US7166495B2 (en) * | 1996-02-20 | 2007-01-23 | Micron Technology, Inc. | Method of fabricating a multi-die semiconductor package assembly |
US6075289A (en) * | 1996-10-24 | 2000-06-13 | Tessera, Inc. | Thermally enhanced packaged semiconductor assemblies |
US5776799A (en) * | 1996-11-08 | 1998-07-07 | Samsung Electronics Co., Ltd. | Lead-on-chip type semiconductor chip package using an adhesive deposited on chip active surfaces at a wafer level and method for manufacturing same |
US5994166A (en) * | 1997-03-10 | 1999-11-30 | Micron Technology, Inc. | Method of constructing stacked packages |
US5898219A (en) * | 1997-04-02 | 1999-04-27 | Intel Corporation | Custom corner attach heat sink design for a plastic ball grid array integrated circuit package |
JPH10294423A (en) * | 1997-04-17 | 1998-11-04 | Nec Corp | Semiconductor device |
US5982633A (en) * | 1997-08-20 | 1999-11-09 | Compaq Computer Corporation | Opposed ball grid array mounting |
JP3834426B2 (en) * | 1997-09-02 | 2006-10-18 | 沖電気工業株式会社 | Semiconductor device |
CA2218307C (en) * | 1997-10-10 | 2006-01-03 | Gennum Corporation | Three dimensional packaging configuration for multi-chip module assembly |
JP3644662B2 (en) * | 1997-10-29 | 2005-05-11 | 株式会社ルネサステクノロジ | Semiconductor module |
JPH11219984A (en) * | 1997-11-06 | 1999-08-10 | Sharp Corp | Semiconductor device package, its manufacture and circuit board therefor |
US5899705A (en) * | 1997-11-20 | 1999-05-04 | Akram; Salman | Stacked leads-over chip multi-chip module |
JP2000208698A (en) * | 1999-01-18 | 2000-07-28 | Toshiba Corp | Semiconductor device |
KR100266693B1 (en) * | 1998-05-30 | 2000-09-15 | 김영환 | Stackable ball grid array semiconductor package and fabrication method thereof |
SG75958A1 (en) | 1998-06-01 | 2000-10-24 | Hitachi Ulsi Sys Co Ltd | Semiconductor device and a method of producing semiconductor device |
US6451624B1 (en) * | 1998-06-05 | 2002-09-17 | Micron Technology, Inc. | Stackable semiconductor package having conductive layer and insulating layers and method of fabrication |
US6034875A (en) * | 1998-06-17 | 2000-03-07 | International Business Machines Corporation | Cooling structure for electronic components |
US5977640A (en) * | 1998-06-26 | 1999-11-02 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
JP2000058691A (en) * | 1998-08-07 | 2000-02-25 | Sharp Corp | Millimeter wave semiconductor device |
US6329713B1 (en) * | 1998-10-21 | 2001-12-11 | International Business Machines Corporation | Integrated circuit chip carrier assembly comprising a stiffener attached to a dielectric substrate |
US6201302B1 (en) * | 1998-12-31 | 2001-03-13 | Sampo Semiconductor Corporation | Semiconductor package having multi-dies |
JP3685947B2 (en) * | 1999-03-15 | 2005-08-24 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof |
US6177729B1 (en) * | 1999-04-03 | 2001-01-23 | International Business Machines Corporation | Rolling ball connector |
US6118176A (en) * | 1999-04-26 | 2000-09-12 | Advanced Semiconductor Engineering, Inc. | Stacked chip assembly utilizing a lead frame |
US6890798B2 (en) | 1999-06-08 | 2005-05-10 | Intel Corporation | Stacked chip packaging |
US6238949B1 (en) * | 1999-06-18 | 2001-05-29 | National Semiconductor Corporation | Method and apparatus for forming a plastic chip on chip package module |
JP3526788B2 (en) * | 1999-07-01 | 2004-05-17 | 沖電気工業株式会社 | Method for manufacturing semiconductor device |
SG87046A1 (en) * | 1999-08-17 | 2002-03-19 | Micron Technology Inc | Multi-chip module with stacked dice |
US6238946B1 (en) * | 1999-08-17 | 2001-05-29 | International Business Machines Corporation | Process for fabricating single crystal resonant devices that are compatible with integrated circuit processing |
US6424033B1 (en) | 1999-08-31 | 2002-07-23 | Micron Technology, Inc. | Chip package with grease heat sink and method of making |
KR100533673B1 (en) | 1999-09-03 | 2005-12-05 | 세이코 엡슨 가부시키가이샤 | Semiconductor device, method of manufacture thereof, circuit board, and electronic device |
JP2001156212A (en) | 1999-09-16 | 2001-06-08 | Nec Corp | Resin sealed semiconductor device and producing method therefor |
JP2001094045A (en) * | 1999-09-22 | 2001-04-06 | Seiko Epson Corp | Semiconductor device |
JP3485507B2 (en) * | 1999-10-25 | 2004-01-13 | 沖電気工業株式会社 | Semiconductor device |
JP2001127246A (en) * | 1999-10-29 | 2001-05-11 | Fujitsu Ltd | Semiconductor device |
US6376904B1 (en) * | 1999-12-23 | 2002-04-23 | Rambus Inc. | Redistributed bond pads in stacked integrated circuit die package |
JP2001223326A (en) | 2000-02-09 | 2001-08-17 | Hitachi Ltd | Semiconductor device |
KR100335717B1 (en) * | 2000-02-18 | 2002-05-08 | 윤종용 | High Density Memory Card |
KR100559664B1 (en) * | 2000-03-25 | 2006-03-10 | 앰코 테크놀로지 코리아 주식회사 | Semiconductor package |
US6462421B1 (en) * | 2000-04-10 | 2002-10-08 | Advanced Semicondcutor Engineering, Inc. | Multichip module |
JP2001308262A (en) * | 2000-04-26 | 2001-11-02 | Mitsubishi Electric Corp | Resin-sealed bga type semiconductor device |
US6642613B1 (en) * | 2000-05-09 | 2003-11-04 | National Semiconductor Corporation | Techniques for joining an opto-electronic module to a semiconductor package |
US6333562B1 (en) * | 2000-07-13 | 2001-12-25 | Advanced Semiconductor Engineering, Inc. | Multichip module having stacked chip arrangement |
TW459361B (en) * | 2000-07-17 | 2001-10-11 | Siliconware Precision Industries Co Ltd | Three-dimensional multiple stacked-die packaging structure |
US6472758B1 (en) * | 2000-07-20 | 2002-10-29 | Amkor Technology, Inc. | Semiconductor package including stacked semiconductor dies and bond wires |
JP2002040095A (en) | 2000-07-26 | 2002-02-06 | Nec Corp | Semiconductor device and mounting method thereof |
US6607937B1 (en) | 2000-08-23 | 2003-08-19 | Micron Technology, Inc. | Stacked microelectronic dies and methods for stacking microelectronic dies |
JP3377001B2 (en) | 2000-08-31 | 2003-02-17 | セイコーエプソン株式会社 | Semiconductor device and its manufacturing method, circuit board, and electronic equipment |
JP4570809B2 (en) | 2000-09-04 | 2010-10-27 | 富士通セミコンダクター株式会社 | Multilayer semiconductor device and manufacturing method thereof |
US6492726B1 (en) * | 2000-09-22 | 2002-12-10 | Chartered Semiconductor Manufacturing Ltd. | Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection |
JP2002118201A (en) | 2000-10-05 | 2002-04-19 | Hitachi Ltd | Semiconductor device and method for manufacturing the same |
JP3913481B2 (en) | 2001-01-24 | 2007-05-09 | シャープ株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP3798620B2 (en) * | 2000-12-04 | 2006-07-19 | 富士通株式会社 | Manufacturing method of semiconductor device |
US6777819B2 (en) | 2000-12-20 | 2004-08-17 | Siliconware Precision Industries Co., Ltd. | Semiconductor package with flash-proof device |
US6734539B2 (en) | 2000-12-27 | 2004-05-11 | Lucent Technologies Inc. | Stacked module package |
JP2002208656A (en) * | 2001-01-11 | 2002-07-26 | Mitsubishi Electric Corp | Semiconductor device |
JP2002231885A (en) * | 2001-02-06 | 2002-08-16 | Mitsubishi Electric Corp | Semiconductor device |
JP4780844B2 (en) | 2001-03-05 | 2011-09-28 | Okiセミコンダクタ株式会社 | Semiconductor device |
TW502408B (en) | 2001-03-09 | 2002-09-11 | Advanced Semiconductor Eng | Chip with chamfer |
JP2002280516A (en) | 2001-03-19 | 2002-09-27 | Toshiba Corp | Semiconductor module |
SG108245A1 (en) | 2001-03-30 | 2005-01-28 | Micron Technology Inc | Ball grid array interposer, packages and methods |
US6400007B1 (en) * | 2001-04-16 | 2002-06-04 | Kingpak Technology Inc. | Stacked structure of semiconductor means and method for manufacturing the same |
US6472741B1 (en) | 2001-07-14 | 2002-10-29 | Siliconware Precision Industries Co., Ltd. | Thermally-enhanced stacked-die ball grid array semiconductor package and method of fabricating the same |
JP2002373969A (en) | 2001-06-15 | 2002-12-26 | Oki Electric Ind Co Ltd | Semiconductor device and method of manufacturing semiconductor device |
US6900528B2 (en) | 2001-06-21 | 2005-05-31 | Micron Technology, Inc. | Stacked mass storage flash memory package |
US6734552B2 (en) | 2001-07-11 | 2004-05-11 | Asat Limited | Enhanced thermal dissipation integrated circuit package |
KR100445073B1 (en) | 2001-08-21 | 2004-08-21 | 삼성전자주식회사 | Dual die package |
US7518223B2 (en) * | 2001-08-24 | 2009-04-14 | Micron Technology, Inc. | Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer |
KR20030018204A (en) * | 2001-08-27 | 2003-03-06 | 삼성전자주식회사 | Multi chip package having spacer |
DE10142120A1 (en) | 2001-08-30 | 2003-03-27 | Infineon Technologies Ag | Electronic component has semiconductor chips whose passive back sides are fastened to top side of carrier substrate and active chip surface, respectively |
US6660560B2 (en) | 2001-09-10 | 2003-12-09 | Delphi Technologies, Inc. | No-flow underfill material and underfill method for flip chip devices |
US6787916B2 (en) | 2001-09-13 | 2004-09-07 | Tru-Si Technologies, Inc. | Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity |
US7074481B2 (en) | 2001-09-17 | 2006-07-11 | Dow Corning Corporation | Adhesives for semiconductor applications efficient processes for producing such devices and the devices per se produced by the efficient processes |
US6784555B2 (en) * | 2001-09-17 | 2004-08-31 | Dow Corning Corporation | Die attach adhesives for semiconductor applications utilizing a polymeric base material with inorganic insulator particles of various sizes |
US6847105B2 (en) | 2001-09-21 | 2005-01-25 | Micron Technology, Inc. | Bumping technology in stacked die configurations |
US6599779B2 (en) | 2001-09-24 | 2003-07-29 | St Assembly Test Service Ltd. | PBGA substrate for anchoring heat sink |
TW523887B (en) | 2001-11-15 | 2003-03-11 | Siliconware Precision Industries Co Ltd | Semiconductor packaged device and its manufacturing method |
US6737750B1 (en) | 2001-12-07 | 2004-05-18 | Amkor Technology, Inc. | Structures for improving heat dissipation in stacked semiconductor packages |
US20030113952A1 (en) | 2001-12-19 | 2003-06-19 | Mahesh Sambasivam | Underfill materials dispensed in a flip chip package by way of a through hole |
TW523894B (en) * | 2001-12-24 | 2003-03-11 | Siliconware Precision Industries Co Ltd | Semiconductor device and its manufacturing method |
TWI268581B (en) | 2002-01-25 | 2006-12-11 | Advanced Semiconductor Eng | Stack type flip-chip package including a substrate board, a first chip, a second chip, multiple conductive wire, an underfill, and a packaging material |
US7034388B2 (en) | 2002-01-25 | 2006-04-25 | Advanced Semiconductor Engineering, Inc. | Stack type flip-chip package |
JP2003273317A (en) | 2002-03-19 | 2003-09-26 | Nec Electronics Corp | Semiconductor device and its manufacturing method |
KR20030075860A (en) * | 2002-03-21 | 2003-09-26 | 삼성전자주식회사 | Structure for stacking semiconductor chip and stacking method |
US6593862B1 (en) * | 2002-03-28 | 2003-07-15 | Hewlett-Packard Development Company, Lp. | Method for lossily compressing time series data |
JP3688249B2 (en) | 2002-04-05 | 2005-08-24 | Necエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP3550391B2 (en) | 2002-05-15 | 2004-08-04 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
TW546795B (en) | 2002-06-04 | 2003-08-11 | Siliconware Precision Industries Co Ltd | Multichip module and manufacturing method thereof |
US6906415B2 (en) | 2002-06-27 | 2005-06-14 | Micron Technology, Inc. | Semiconductor device assemblies and packages including multiple semiconductor devices and methods |
KR100442880B1 (en) | 2002-07-24 | 2004-08-02 | 삼성전자주식회사 | Stacked semiconductor module and manufacturing method thereof |
US7132311B2 (en) | 2002-07-26 | 2006-11-07 | Intel Corporation | Encapsulation of a stack of semiconductor dice |
US20040026768A1 (en) * | 2002-08-08 | 2004-02-12 | Taar Reginald T. | Semiconductor dice with edge cavities |
US20040061213A1 (en) | 2002-09-17 | 2004-04-01 | Chippac, Inc. | Semiconductor multi-package module having package stacked over die-up flip chip ball grid array package and having wire bond interconnect between stacked packages |
US7053476B2 (en) | 2002-09-17 | 2006-05-30 | Chippac, Inc. | Semiconductor multi-package module having package stacked over die-down flip chip ball grid array package and having wire bond interconnect between stacked packages |
US7064426B2 (en) | 2002-09-17 | 2006-06-20 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages |
US6972481B2 (en) | 2002-09-17 | 2005-12-06 | Chippac, Inc. | Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages |
US6838761B2 (en) | 2002-09-17 | 2005-01-04 | Chippac, Inc. | Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield |
US6933598B2 (en) | 2002-10-08 | 2005-08-23 | Chippac, Inc. | Semiconductor stacked multi-package module having inverted second package and electrically shielded first package |
US7034387B2 (en) | 2003-04-04 | 2006-04-25 | Chippac, Inc. | Semiconductor multipackage module including processor and memory package assemblies |
TW567601B (en) | 2002-10-18 | 2003-12-21 | Siliconware Precision Industries Co Ltd | Module device of stacked semiconductor package and method for fabricating the same |
SG114585A1 (en) | 2002-11-22 | 2005-09-28 | Micron Technology Inc | Packaged microelectronic component assemblies |
US6861288B2 (en) * | 2003-01-23 | 2005-03-01 | St Assembly Test Services, Ltd. | Stacked semiconductor packages and method for the fabrication thereof |
US6856009B2 (en) | 2003-03-11 | 2005-02-15 | Micron Technology, Inc. | Techniques for packaging multiple device components |
TW576549U (en) | 2003-04-04 | 2004-02-11 | Advanced Semiconductor Eng | Multi-chip package combining wire-bonding and flip-chip configuration |
TWI225292B (en) | 2003-04-23 | 2004-12-11 | Advanced Semiconductor Eng | Multi-chips stacked package |
US6818980B1 (en) | 2003-05-07 | 2004-11-16 | Asat Ltd. | Stacked semiconductor package and method of manufacturing the same |
US6833287B1 (en) | 2003-06-16 | 2004-12-21 | St Assembly Test Services Inc. | System for semiconductor package with stacked dies |
TWI299551B (en) | 2003-06-25 | 2008-08-01 | Via Tech Inc | Quad flat no-lead type chip carrier |
US6930378B1 (en) | 2003-11-10 | 2005-08-16 | Amkor Technology, Inc. | Stacked semiconductor die assembly having at least one support |
US20060138631A1 (en) | 2003-12-31 | 2006-06-29 | Advanced Semiconductor Engineering, Inc. | Multi-chip package structure |
US20050224959A1 (en) | 2004-04-01 | 2005-10-13 | Chippac, Inc | Die with discrete spacers and die spacing method |
US20060043556A1 (en) | 2004-08-25 | 2006-03-02 | Chao-Yuan Su | Stacked packaging methods and structures |
US7271496B2 (en) | 2005-02-04 | 2007-09-18 | Stats Chippac Ltd. | Integrated circuit package-in-package system |
US7445962B2 (en) | 2005-02-10 | 2008-11-04 | Stats Chippac Ltd. | Stacked integrated circuits package system with dense routability and high thermal conductivity |
-
2004
- 2004-10-20 US US10/969,116 patent/US20050258527A1/en not_active Abandoned
-
2006
- 2006-09-11 US US11/530,841 patent/US8623704B2/en active Active
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US38357A (en) * | 1863-04-28 | Improvement in apparatus for carbureting gas | ||
US38374A (en) * | 1863-05-05 | Improvement in tax-calculatopxs | ||
US90050A (en) * | 1869-05-11 | Improved mosquito and fly net | ||
US178710A (en) * | 1876-06-13 | Improvement in grate-bars | ||
US28788A (en) * | 1860-06-19 | Improvement in sewing-machines | ||
US5372883A (en) * | 1990-03-20 | 1994-12-13 | Staystik, Inc. | Die attach adhesive film, application method and devices incorporating the same |
US5140404A (en) * | 1990-10-24 | 1992-08-18 | Micron Technology, Inc. | Semiconductor device manufactured by a method for attaching a semiconductor die to a leadframe using a thermoplastic covered carrier tape |
US5218229A (en) * | 1991-08-30 | 1993-06-08 | Micron Technology, Inc. | Inset die lead frame configuration lead frame for a semiconductor device having means for improved busing and die-lead frame attachment |
US5778799A (en) * | 1992-10-05 | 1998-07-14 | Baker Manufacturing Co. | Computer work station |
US5323060A (en) * | 1993-06-02 | 1994-06-21 | Micron Semiconductor, Inc. | Multichip module having a stacked chip arrangement |
US6436732B2 (en) * | 1997-08-21 | 2002-08-20 | Micron Technology, Inc. | Apparatus for applying viscous materials to a lead frame |
US5946733A (en) * | 1998-07-13 | 1999-09-07 | Spooner; Keith | Belt supported holder for construction workers' safety gloves |
US6351028B1 (en) * | 1999-02-08 | 2002-02-26 | Micron Technology, Inc. | Multiple die stack apparatus employing T-shaped interposer elements |
US6333582B1 (en) * | 2000-01-11 | 2001-12-25 | Mitsubishi Denki Kabushiki Kaisha | Rotor for an alternator |
US6265763B1 (en) * | 2000-03-14 | 2001-07-24 | Siliconware Precision Industries Co., Ltd. | Multi-chip integrated circuit package structure for central pad chip |
US6593662B1 (en) * | 2000-06-16 | 2003-07-15 | Siliconware Precision Industries Co., Ltd. | Stacked-die package structure |
US6650009B2 (en) * | 2000-07-18 | 2003-11-18 | Siliconware Precision Industries Co., Ltd. | Structure of a multi chip module having stacked chips |
US6441496B1 (en) * | 2000-11-22 | 2002-08-27 | Wen Chuan Chen | Structure of stacked integrated circuits |
US6340846B1 (en) * | 2000-12-06 | 2002-01-22 | Amkor Technology, Inc. | Making semiconductor packages with stacked dies and reinforced wire bonds |
US6388313B1 (en) * | 2001-01-30 | 2002-05-14 | Siliconware Precision Industries Co., Ltd. | Multi-chip module |
US6569709B2 (en) * | 2001-10-15 | 2003-05-27 | Micron Technology, Inc. | Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods |
US6620651B2 (en) * | 2001-10-23 | 2003-09-16 | National Starch And Chemical Investment Holding Corporation | Adhesive wafers for die attach application |
US6885093B2 (en) * | 2002-02-28 | 2005-04-26 | Freescale Semiconductor, Inc. | Stacked die semiconductor device |
US6753613B2 (en) * | 2002-03-13 | 2004-06-22 | Intel Corporation | Stacked dice standoffs |
US20040039127A1 (en) * | 2002-08-26 | 2004-02-26 | Satoru Amou | Electronic device using low dielectric loss tangent insulators for high frequency signals |
US20050243268A1 (en) * | 2002-09-19 | 2005-11-03 | Koninklijke Philips Electronics N.V. | Pair of substrates spaced from each other by spacers having a pre-determined pattern and method of making thereof |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150076679A1 (en) * | 2006-02-20 | 2015-03-19 | Micron Technology, Inc. | Semiconductor device assemblies including face-to-face semiconductor dice and related methods |
US9269695B2 (en) * | 2006-02-20 | 2016-02-23 | Micron Technology, Inc. | Semiconductor device assemblies including face-to-face semiconductor dice and related methods |
US20150187713A1 (en) * | 2006-06-29 | 2015-07-02 | Intel Corporation | Apparatus, system, and method for wireless connection in integrated circuit packages |
US9385094B2 (en) * | 2006-06-29 | 2016-07-05 | Intel Corporation | Apparatus, system, and method for wireless connection in integrated circuit packages |
US9837340B2 (en) | 2006-06-29 | 2017-12-05 | Intel Corporation | Apparatus, system, and method for wireless connection in integrated circuit packages |
US20080054429A1 (en) * | 2006-08-25 | 2008-03-06 | Bolken Todd O | Spacers for separating components of semiconductor device assemblies, semiconductor device assemblies and systems including spacers and methods of making spacers |
US20130229777A1 (en) * | 2012-03-01 | 2013-09-05 | Infineon Technologies Ag | Chip arrangements and methods for forming a chip arrangement |
WO2017059141A1 (en) * | 2015-10-02 | 2017-04-06 | Qualcomm Incorporated | PACKAGE-ON-PACKAGE (PoP) DEVICE COMPRISING A GAP CONTROLLER BETWEEN INTEGRATED CIRCUIT (IC) PACKAGES |
US9947642B2 (en) | 2015-10-02 | 2018-04-17 | Qualcomm Incorporated | Package-on-Package (PoP) device comprising a gap controller between integrated circuit (IC) packages |
CN108140639A (en) * | 2015-10-02 | 2018-06-08 | 高通股份有限公司 | Laminate packaging (PoP) device of clearance controller between being encapsulated including integrated circuit (IC) |
US11127604B2 (en) * | 2018-01-05 | 2021-09-21 | Innolux Corporation | Manufacturing method of semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20070015314A1 (en) | 2007-01-18 |
US8623704B2 (en) | 2014-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8623704B2 (en) | Adhesive/spacer island structure for multiple die package | |
US8030134B2 (en) | Stacked semiconductor package having adhesive/spacer structure and insulation | |
US20050258545A1 (en) | Multiple die package with adhesive/spacer structure and insulated die surface | |
US8552551B2 (en) | Adhesive/spacer island structure for stacking over wire bonded die | |
US6977439B2 (en) | Semiconductor chip stack structure | |
US7298032B2 (en) | Semiconductor multi-chip package and fabrication method | |
US7161249B2 (en) | Multi-chip package (MCP) with spacer | |
US8143727B2 (en) | Adhesive on wire stacked semiconductor package | |
US20040084760A1 (en) | Multichip module and manufacturing method | |
US20040262774A1 (en) | Multi-chip packages having a plurality of flip chips and methods of manufacturing the same | |
US20080026506A1 (en) | Semiconductor multi-chip package and fabrication method | |
US20070090508A1 (en) | Multi-chip package structure | |
US9129826B2 (en) | Epoxy bump for overhang die | |
KR20020062857A (en) | Semiconductor device and method for manufacturing thereof | |
US20050224959A1 (en) | Die with discrete spacers and die spacing method | |
WO2003075348B1 (en) | Stacked die semiconductor device | |
TW200810076A (en) | Leadframe on offset stacked chips package | |
KR20050119414A (en) | Stacked package comprising two edge pad-type semiconductor chips and method of manufacturing the same | |
US20060208366A1 (en) | Microelectronic component assemblies with recessed wire bonds and methods of making same | |
US20220165709A1 (en) | Stacked semiconductor package and packaging method thereof | |
US20080265393A1 (en) | Stack package with releasing layer and method for forming the same | |
WO2005117111A2 (en) | Adhesive/spacer island structure for multiple die package | |
KR100533847B1 (en) | Stacked flip chip package using carrier tape | |
CN213071106U (en) | Semiconductor packaging structure | |
TWI445157B (en) | Adhesive/spacer island structure for multiple die package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CHIPPAC, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SANG HO;JU, JONG WOOK;KWON, HYEOG CHAN;REEL/FRAME:015430/0808 Effective date: 20041014 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |