US20050262464A1 - Integrated circuit routing resource optimization algorithm for random port ordering - Google Patents
Integrated circuit routing resource optimization algorithm for random port ordering Download PDFInfo
- Publication number
- US20050262464A1 US20050262464A1 US11/188,925 US18892505A US2005262464A1 US 20050262464 A1 US20050262464 A1 US 20050262464A1 US 18892505 A US18892505 A US 18892505A US 2005262464 A1 US2005262464 A1 US 2005262464A1
- Authority
- US
- United States
- Prior art keywords
- primary
- block
- ports
- port
- blocks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
Definitions
- FIG. 1 exemplifies this problem by way of a simplified diagram.
- Three circuit blocks 2 a , 2 b and 2 c are each connected to a signal bus comprised of signals 0 through n.
- Each block thus contains n+1 separate ports P, each of which is to be connected to the corresponding signal of the signal bus.
- the ports P of each block 2 do not align with each other, but are instead ordered somewhat randomly within each block 2 .
- each signal connection 1 requires the use of several vertical and horizontal routing resources, called “tracks,” to implement the necessary connections. As more vertical and horizontal tracks are used, more routing resources are consumed, resulting in fewer routing options for other IC signals. In many cases, routing of such buses often causes enough congestion within the tracks to make routing of the entire IC problematic.
- FIG. 2 An example of this port placement is shown in FIG. 2 .
- Blocks 3 a , 3 b and 3 c each employ ports P which are placed in order from signal 0 through signal n.
- each signal connection 1 requires the use of a single vertical routing track and no horizontal routing tracks, thus consuming substantially fewer routing resources than what were required with the random port ordering of FIG. 1 .
- Embodiments of the invention provide a method for routing an IC signal bus efficiently while minimizing the routing resources consumed.
- One of a set of blocks to be connected to the bus is selected as a primary block, the ports of which are to be positioned so that no two ports of the primary block reside within the same routing track running parallel to a primary bus route.
- All other blocks known as secondary blocks, have ports positioned so that no two ports of each separate block reside within the same routing track running perpendicular to the primary bus route.
- a primary connection for each signal of the bus is then aligned over each primary block port, extending essentially along the length of the primary bus route.
- Each secondary block port then has a secondary connection associated with it that connects that port to the primary connection associated with that port in a perpendicular manner.
- FIG. 1 is a diagram of an IC bus signal connection scheme from the prior art.
- FIG. 2 is a diagram of an IC bus signal connection scheme from the prior art, wherein the block port placements of each block are forced to coincide.
- FIG. 3 is a diagram of an IC bus signal connection scheme according to an embodiment of the invention, wherein the circuit blocks and primary bus route are aligned vertically.
- FIG. 4 is a diagram of an IC bus signal connection scheme according to an embodiment of the invention, wherein the circuit blocks and primary bus route are aligned horizontally.
- FIG. 5 is a diagram of an IC bus signal connection scheme according to an embodiment of the invention, wherein the circuit blocks are aligned so that the primary bus route runs both vertically and horizontally.
- the ports of the primary block are then positioned so that no two of those ports reside in the same routing track running parallel to a primary bus route (step 120 of FIG. 6 ).
- the primary block 12 a has ports P aligned along the bottom edge of the block. This alignment allows a primary bus route which runs substantially vertically over each of the blocks 12 .
- the port alignment of the primary block 12 a ensures that the bus connection to each of these ports P will occupy a separate vertical routing track within that primary bus route.
- the primary bus route may run near some of the blocks without actually passing directly over them.
- the ports of the primary block will not strictly form a straight line; each port of the primary block need only reside within a separate routing track parallel to the primary bus route.
- each port of the primary block need only reside within a separate routing track parallel to the primary bus route.
- is horizontal alignment of the ports P along the edge of the primary block 12 a nearest the secondary blocks 12 b and 12 c retains the advantages of maintaining the shortest routing path among the circuit blocks 12 , as well as freeing up additional vertical routing resources over the remainder of the primary block 12 a for other circuit connections.
- Ports for each of the secondary blocks are then positioned so that no two ports within a single secondary block reside in a single routing track perpendicular to the primary bus route (step 130 of FIG. 6 ).
- the secondary blocks 12 b and 12 c each have ports P aligned along one of the vertical edges of the block. Such an alignment allows the connection of each port P to the signal bus by way of a distinct horizontal routing track.
- the ports of each secondary block will not necessarily form a straight line; all that is needed is for each port of each secondary block to reside in a separate routing track perpendicular to the primary bus route.
- a primary connection is placed over each port of the primary block substantially along the length of and parallel to the primary bus route (step 140 of FIG. 6 ).
- a set of primary connections 10 provides connection to the ports P of the primary block 12 a .
- the primary connections 10 lie within distinct vertical routing tracks, one for each port P of the primary block 12 a.
- a secondary connection is placed to connect each port of each secondary block with the appropriate primary connection in a perpendicular manner (step 150 of FIG. 6 ).
- the secondary connections 11 of the secondary blocks 12 b and 12 c connect the ports P of those blocks with the primary connections 10 .
- the secondary connections 11 extend horizontally in this example, being substantially perpendicular to the vertical connections 10 .
- horizontal routing tracks reside on a separate IC layer from vertical routing tracks in order to efficiently utilize all IC resources dedicated to is routing of signals.
- the connections between horizontal and vertical routing tracks, as well as between routing tracks and the ports of the circuit blocks, are implemented by interlayer connections.
- a positive consequence of such an arrangement is that horizontal tracks cross over or under vertical tracks without unintended connection between the two.
- the secondary connection 11 for Port 1 of the secondary block 12 b while being connected with the primary connection 10 for Port 1 of the primary block 12 a , passes across all of the remaining primary connections 10 associated with the signal bus without making an electrical connection with them.
- the physical ordering of ports P of each primary and secondary block are not required to coincide.
- This phenomenon can be seen in FIG. 3 , where the port ordering of the primary block 12 a (2, n, 0, . . . , 1) differs from that of both the secondary blocks 12 b (0, 2, n, . . . , 1) and 12 c (n, 1, 0, . . . , 2). Therefore, IC designers are not bound to any particular port ordering scheme when designing circuit blocks.
- Another advantage of embodiments of the invention is that substantially fewer routing resources are consumed when compared to the prior art, such as the signal bus routing shown in FIG. 1 , in which a substantial number of horizontal routing tracks are implemented to achieve essentially the same result as that of FIG. 3 .
- This reduction in routing resource consumption often results in easier “floorplanning,” or physical placement of the various circuit blocks of an IC.
- FIG. 5 displays a simplified case wherein the primary bus route is neither strictly horizontal or vertical, instead consisting of a combination thereof.
- Three circuit blocks 14 allow a primary bus route having both vertical and horizontal sections.
- block 14 a is chosen as the primary block, with the primary connections 10 extending from the ports of that block.
- the secondary connections 11 in this example, associated with the secondary blocks 14 b and 14 c are both vertically oriented to provide connection with the horizontal section of the primary connections 10 .
- the primary bus route may involve several direction changes, thus requiring the use of both horizontal and vertical routing tracks.
- alternate embodiments may select a primary block that does not reside at the end of the primary bus route.
- selection of one of the blocks at the end of the primary bus route possesses the advantage of slightly reducing the end-to-end length of the signal bus.
- block 12 b of FIG. 3 could have been selected as the primary block, but that selection would have extended the signal bus from the bottom edge of block 12 a to within the perimeter of that block.
- the invention provides integrated circuit bus structures, and improved methods for routing such structures, which allow relatively simple bus routing and efficient usage of limited IC routing resources without the need for strictly enforced port placement.
- Embodiments of the invention other than those shown above are also possible. As a result, the invention is not to be limited to the specific forms so described and illustrated; the invention is limited only by the claims.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
- As integrated circuit (IC) technology continues to evolve, the use within ICs of wide multi-signal buses, such as data buses, becomes more prevalent. Generally speaking, such buses consume large amounts of limited routing resources, causing routing problems for both the bus and other signal connections within an IC. Also, as the functional capacity of ICs increase, the interconnections required between circuit “blocks” of the IC increase as well, thus exacerbating the routing problem.
-
FIG. 1 exemplifies this problem by way of a simplified diagram. Threecircuit blocks signals 0 through n. Each block thus contains n+1 separate ports P, each of which is to be connected to the corresponding signal of the signal bus. Unfortunately, as is often the case, the ports P of eachblock 2 do not align with each other, but are instead ordered somewhat randomly within eachblock 2. As a result, eachsignal connection 1 requires the use of several vertical and horizontal routing resources, called “tracks,” to implement the necessary connections. As more vertical and horizontal tracks are used, more routing resources are consumed, resulting in fewer routing options for other IC signals. In many cases, routing of such buses often causes enough congestion within the tracks to make routing of the entire IC problematic. - To help alleviate such routing congestion, IC designers sometimes force the placement of the ports within each block in an orderly fashion. An example of this port placement is shown in
FIG. 2 .Blocks signal 0 through signal n. As a result, eachsignal connection 1 requires the use of a single vertical routing track and no horizontal routing tracks, thus consuming substantially fewer routing resources than what were required with the random port ordering ofFIG. 1 . - However, such orderly port placement within each block often creates a burden on the IC designer in terms of time and effort to architect each block to minimize routing resources. Additionally, many block designs simply preclude such orderly port alignment.
- From the foregoing, a need exists for the ability to optimize the routing of IC inter-block signals among blocks utilizing somewhat randomly placed ports. Such ability would reduce the substantial amount of routing resources typically required for signal buses while eliminating the burden of orderly port placement on the IC designer.
- Embodiments of the invention, to be discussed in detail below, provide a method for routing an IC signal bus efficiently while minimizing the routing resources consumed. One of a set of blocks to be connected to the bus is selected as a primary block, the ports of which are to be positioned so that no two ports of the primary block reside within the same routing track running parallel to a primary bus route. All other blocks, known as secondary blocks, have ports positioned so that no two ports of each separate block reside within the same routing track running perpendicular to the primary bus route. A primary connection for each signal of the bus is then aligned over each primary block port, extending essentially along the length of the primary bus route. Each secondary block port then has a secondary connection associated with it that connects that port to the primary connection associated with that port in a perpendicular manner.
- Other aspects and advantages of the invention will become apparent from the following detailed description, taken in conjunction with the accompanying drawings, illustrating by way of example the principles of the invention.
-
FIG. 1 is a diagram of an IC bus signal connection scheme from the prior art. -
FIG. 2 is a diagram of an IC bus signal connection scheme from the prior art, wherein the block port placements of each block are forced to coincide. -
FIG. 3 is a diagram of an IC bus signal connection scheme according to an embodiment of the invention, wherein the circuit blocks and primary bus route are aligned vertically. -
FIG. 4 is a diagram of an IC bus signal connection scheme according to an embodiment of the invention, wherein the circuit blocks and primary bus route are aligned horizontally. -
FIG. 5 is a diagram of an IC bus signal connection scheme according to an embodiment of the invention, wherein the circuit blocks are aligned so that the primary bus route runs both vertically and horizontally. -
FIG. 6 is a flow diagram of a method for routing an IC signal bus according to an embodiment of the invention. - A simplified embodiment of the invention is shown in
FIG. 3 , using themethod 100 for routing an IC signal bus, as shown inFIG. 6 . Three circuit blocks 12 a, 12 b and 12 c of an IC are aligned vertically. Ports P, numbered 0 through n, of each block are to be connected by way of a signal bus. In order to promote efficient utilization of the routing resources of the IC while allowing a measure of design freedom in the location of the ports P of each block 12, one of the circuit blocks 12 is selected as a primary block (step 110 ofFIG. 6 ). In the specific example ofFIG. 3 ,circuit block 12 a is designated as the primary block, with theremaining blocks - The ports of the primary block are then positioned so that no two of those ports reside in the same routing track running parallel to a primary bus route (
step 120 ofFIG. 6 ). With respect toFIG. 3 , theprimary block 12 a has ports P aligned along the bottom edge of the block. This alignment allows a primary bus route which runs substantially vertically over each of the blocks 12. Thus, the port alignment of theprimary block 12 a ensures that the bus connection to each of these ports P will occupy a separate vertical routing track within that primary bus route. In alternate embodiments, as applied to different block configurations, the primary bus route may run near some of the blocks without actually passing directly over them. - In alternate embodiments, the ports of the primary block will not strictly form a straight line; each port of the primary block need only reside within a separate routing track parallel to the primary bus route. However, in the case of
FIG. 3 , is horizontal alignment of the ports P along the edge of theprimary block 12 a nearest thesecondary blocks primary block 12 a for other circuit connections. - Ports for each of the secondary blocks are then positioned so that no two ports within a single secondary block reside in a single routing track perpendicular to the primary bus route (
step 130 ofFIG. 6 ). As shown inFIG. 3 , thesecondary blocks - Once the ports are positioned, a primary connection is placed over each port of the primary block substantially along the length of and parallel to the primary bus route (
step 140 ofFIG. 6 ). Referring toFIG. 3 , a set ofprimary connections 10 provides connection to the ports P of theprimary block 12 a. In this case, theprimary connections 10 lie within distinct vertical routing tracks, one for each port P of theprimary block 12 a. - Also, a secondary connection is placed to connect each port of each secondary block with the appropriate primary connection in a perpendicular manner (
step 150 ofFIG. 6 ). In the particular case ofFIG. 3 , thesecondary connections 11 of thesecondary blocks primary connections 10. Thesecondary connections 11 extend horizontally in this example, being substantially perpendicular to thevertical connections 10. - Generally speaking, horizontal routing tracks reside on a separate IC layer from vertical routing tracks in order to efficiently utilize all IC resources dedicated to is routing of signals. As a result, the connections between horizontal and vertical routing tracks, as well as between routing tracks and the ports of the circuit blocks, are implemented by interlayer connections. A positive consequence of such an arrangement is that horizontal tracks cross over or under vertical tracks without unintended connection between the two. For example, referring to
FIG. 3 , thesecondary connection 11 forPort 1 of thesecondary block 12 b, while being connected with theprimary connection 10 forPort 1 of theprimary block 12 a, passes across all of the remainingprimary connections 10 associated with the signal bus without making an electrical connection with them. - As a result of embodiments of this invention, the physical ordering of ports P of each primary and secondary block are not required to coincide. This phenomenon can be seen in
FIG. 3 , where the port ordering of theprimary block 12 a (2, n, 0, . . . , 1) differs from that of both thesecondary blocks 12 b (0, 2, n, . . . , 1) and 12 c (n, 1, 0, . . . , 2). Therefore, IC designers are not bound to any particular port ordering scheme when designing circuit blocks. - Another advantage of embodiments of the invention is that substantially fewer routing resources are consumed when compared to the prior art, such as the signal bus routing shown in
FIG. 1 , in which a substantial number of horizontal routing tracks are implemented to achieve essentially the same result as that ofFIG. 3 . This reduction in routing resource consumption often results in easier “floorplanning,” or physical placement of the various circuit blocks of an IC. - The configuration and orientation of the primary bus route may vary greatly from case to case. As shown in the example of
FIG. 4 , the relative positioning of three circuit blocks 13 likely imply a horizontally-oriented primary bus route, unlike the vertically-oriented primary bus route ofFIG. 3 . Hence, in that case theprimary connections 10 of theprimary block 13 a are horizontally oriented, while thesecondary connections 11 of thesecondary blocks -
FIG. 5 displays a simplified case wherein the primary bus route is neither strictly horizontal or vertical, instead consisting of a combination thereof. Three circuit blocks 14 allow a primary bus route having both vertical and horizontal sections. In this case, block 14 a is chosen as the primary block, with theprimary connections 10 extending from the ports of that block. Thesecondary connections 11 in this example, associated with thesecondary blocks primary connections 10. In other embodiments (not shown), the primary bus route may involve several direction changes, thus requiring the use of both horizontal and vertical routing tracks. - Additionally, unlike the embodiments of
FIG. 3 ,FIG. 4 , andFIG. 5 , alternate embodiments may select a primary block that does not reside at the end of the primary bus route. However, selection of one of the blocks at the end of the primary bus route possesses the advantage of slightly reducing the end-to-end length of the signal bus. For example, block 12 b ofFIG. 3 could have been selected as the primary block, but that selection would have extended the signal bus from the bottom edge ofblock 12 a to within the perimeter of that block. - Embodiments of the invention may also be described in terms of the IC signal bus structure resulting from the implementation of the above-described methods. In general, such signal bus structures include a set of primary connections, with each primary connection being connected to a separate port of a primary circuit block. Each primary connection lies essentially parallel to each other. Although the primary connections may all run in a single direction such as the vertical primary connections of
FIG. 3 or the horizontal variety shown inFIG. 4 , the primary connections may also change direction one or more times, such as in the example ofFIG. 5 . Connected to each of these primary connections are one or more secondary connections, each of which couples a port of a secondary block with one of the primary connections in a perpendicular fashion. This configuration ultimately results in the secondary connections of any particular secondary block to be parallel to each other. However, as indicated above, secondary connections of different secondary blocks may be oriented orthogonal to each other in the case that the primary connections do not is simply describe a straight line. - From the foregoing, the invention provides integrated circuit bus structures, and improved methods for routing such structures, which allow relatively simple bus routing and efficient usage of limited IC routing resources without the need for strictly enforced port placement. Embodiments of the invention other than those shown above are also possible. As a result, the invention is not to be limited to the specific forms so described and illustrated; the invention is limited only by the claims.
Claims (13)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/188,925 US20050262464A1 (en) | 2003-01-31 | 2005-07-25 | Integrated circuit routing resource optimization algorithm for random port ordering |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/355,775 US7010641B2 (en) | 2003-01-31 | 2003-01-31 | Integrated circuit routing resource optimization algorithm for random port ordering |
US11/188,925 US20050262464A1 (en) | 2003-01-31 | 2005-07-25 | Integrated circuit routing resource optimization algorithm for random port ordering |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/355,775 Division US7010641B2 (en) | 2003-01-31 | 2003-01-31 | Integrated circuit routing resource optimization algorithm for random port ordering |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050262464A1 true US20050262464A1 (en) | 2005-11-24 |
Family
ID=32926150
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/355,775 Expired - Fee Related US7010641B2 (en) | 2003-01-31 | 2003-01-31 | Integrated circuit routing resource optimization algorithm for random port ordering |
US11/188,925 Abandoned US20050262464A1 (en) | 2003-01-31 | 2005-07-25 | Integrated circuit routing resource optimization algorithm for random port ordering |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/355,775 Expired - Fee Related US7010641B2 (en) | 2003-01-31 | 2003-01-31 | Integrated circuit routing resource optimization algorithm for random port ordering |
Country Status (1)
Country | Link |
---|---|
US (2) | US7010641B2 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7652093B2 (en) | 2002-08-12 | 2010-01-26 | Exxonmobil Chemical Patents Inc. | Plasticized polyolefin compositions |
US7652094B2 (en) | 2002-08-12 | 2010-01-26 | Exxonmobil Chemical Patents Inc. | Plasticized polyolefin compositions |
US7875670B2 (en) | 2002-08-12 | 2011-01-25 | Exxonmobil Chemical Patents Inc. | Articles from plasticized polyolefin compositions |
US7985801B2 (en) | 2002-08-12 | 2011-07-26 | Exxonmobil Chemical Patents Inc. | Fibers and nonwovens from plasticized polyolefin compositions |
US7998579B2 (en) | 2002-08-12 | 2011-08-16 | Exxonmobil Chemical Patents Inc. | Polypropylene based fibers and nonwovens |
US8003725B2 (en) | 2002-08-12 | 2011-08-23 | Exxonmobil Chemical Patents Inc. | Plasticized hetero-phase polyolefin blends |
US8192813B2 (en) | 2003-08-12 | 2012-06-05 | Exxonmobil Chemical Patents, Inc. | Crosslinked polyethylene articles and processes to produce same |
US8389615B2 (en) | 2004-12-17 | 2013-03-05 | Exxonmobil Chemical Patents Inc. | Elastomeric compositions comprising vinylaromatic block copolymer, polypropylene, plastomer, and low molecular weight polyolefin |
US8513347B2 (en) | 2005-07-15 | 2013-08-20 | Exxonmobil Chemical Patents Inc. | Elastomeric compositions |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5812417A (en) * | 1996-06-24 | 1998-09-22 | National Semiconductor Corporation | Method and apparatus utilizing datapath line minimization to generate datapath floor plan for integrated circuit |
US5907539A (en) * | 1994-09-13 | 1999-05-25 | Square D Company | I/O Module for a serial multiplex data system with a programmable communication mode selector |
US6052754A (en) * | 1998-05-14 | 2000-04-18 | Vlsi Technology, Inc. | Centrally controlled interface scheme for promoting design reusable circuit blocks |
US6147968A (en) * | 1998-10-13 | 2000-11-14 | Nortel Networks Corporation | Method and apparatus for data transmission in synchronous optical networks |
US6266730B1 (en) * | 1997-09-26 | 2001-07-24 | Rambus Inc. | High-frequency bus system |
US6266797B1 (en) * | 1997-01-16 | 2001-07-24 | Advanced Micro Devices, Inc. | Data transfer network on a computer chip using a re-configurable path multiple ring topology |
US20010025356A1 (en) * | 2000-01-10 | 2001-09-27 | Whetsel Lee D. | Boundary scan path method and system with functional and non-functional scan cell memories |
US6304930B1 (en) * | 1998-01-20 | 2001-10-16 | Matsushita Electric Industrial Co., Ltd. | Signal transmission system having multiple transmission modes |
US20020002653A1 (en) * | 1997-04-23 | 2002-01-03 | Micron Technology, Inc. | Memory system having flexible addressing and method |
US6381223B1 (en) * | 1999-06-11 | 2002-04-30 | Trw Inc. | Ring-bus technology |
US6467074B1 (en) * | 2000-03-21 | 2002-10-15 | Ammocore Technology, Inc. | Integrated circuit architecture with standard blocks |
US20030164718A1 (en) * | 2002-03-04 | 2003-09-04 | Emberling Brian D. | Using observability logic for real-time debugging of ASICs |
US6658497B1 (en) * | 1998-10-22 | 2003-12-02 | Fujitsu Limited | System for recognizing of a device connection state by reading structure information data which produced by pull-up resistor and pull-down resistor |
US6687892B1 (en) * | 1999-04-15 | 2004-02-03 | Sycon Design, Inc. | Method for determining control line routing for components of an integrated circuit |
US20040177205A1 (en) * | 2003-03-05 | 2004-09-09 | Brian Schoner | Bus architecture techniques employing busses with different complexities |
US6795882B1 (en) * | 2001-06-04 | 2004-09-21 | Advanced Micro Devices, Inc. | High speed asynchronous bus for an integrated circuit |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993009504A1 (en) * | 1991-10-30 | 1993-05-13 | I-Cube Design Systems Inc. | Field programmable circuit board |
US5317631A (en) * | 1992-02-27 | 1994-05-31 | Areanex Technology, Inc. | Local switching system |
GB9805482D0 (en) * | 1998-03-13 | 1998-05-13 | Sgs Thomson Microelectronics | Microcomputer |
GB9805479D0 (en) * | 1998-03-13 | 1998-05-13 | Sgs Thomson Microelectronics | Microcomputer |
US6430734B1 (en) * | 1999-04-15 | 2002-08-06 | Sycon Design, Inc. | Method for determining bus line routing for components of an integrated circuit |
-
2003
- 2003-01-31 US US10/355,775 patent/US7010641B2/en not_active Expired - Fee Related
-
2005
- 2005-07-25 US US11/188,925 patent/US20050262464A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5907539A (en) * | 1994-09-13 | 1999-05-25 | Square D Company | I/O Module for a serial multiplex data system with a programmable communication mode selector |
US5812417A (en) * | 1996-06-24 | 1998-09-22 | National Semiconductor Corporation | Method and apparatus utilizing datapath line minimization to generate datapath floor plan for integrated circuit |
US6266797B1 (en) * | 1997-01-16 | 2001-07-24 | Advanced Micro Devices, Inc. | Data transfer network on a computer chip using a re-configurable path multiple ring topology |
US20020002653A1 (en) * | 1997-04-23 | 2002-01-03 | Micron Technology, Inc. | Memory system having flexible addressing and method |
US6266730B1 (en) * | 1997-09-26 | 2001-07-24 | Rambus Inc. | High-frequency bus system |
US6304930B1 (en) * | 1998-01-20 | 2001-10-16 | Matsushita Electric Industrial Co., Ltd. | Signal transmission system having multiple transmission modes |
US6052754A (en) * | 1998-05-14 | 2000-04-18 | Vlsi Technology, Inc. | Centrally controlled interface scheme for promoting design reusable circuit blocks |
US6147968A (en) * | 1998-10-13 | 2000-11-14 | Nortel Networks Corporation | Method and apparatus for data transmission in synchronous optical networks |
US6658497B1 (en) * | 1998-10-22 | 2003-12-02 | Fujitsu Limited | System for recognizing of a device connection state by reading structure information data which produced by pull-up resistor and pull-down resistor |
US6687892B1 (en) * | 1999-04-15 | 2004-02-03 | Sycon Design, Inc. | Method for determining control line routing for components of an integrated circuit |
US6381223B1 (en) * | 1999-06-11 | 2002-04-30 | Trw Inc. | Ring-bus technology |
US20010025356A1 (en) * | 2000-01-10 | 2001-09-27 | Whetsel Lee D. | Boundary scan path method and system with functional and non-functional scan cell memories |
US6467074B1 (en) * | 2000-03-21 | 2002-10-15 | Ammocore Technology, Inc. | Integrated circuit architecture with standard blocks |
US6795882B1 (en) * | 2001-06-04 | 2004-09-21 | Advanced Micro Devices, Inc. | High speed asynchronous bus for an integrated circuit |
US20030164718A1 (en) * | 2002-03-04 | 2003-09-04 | Emberling Brian D. | Using observability logic for real-time debugging of ASICs |
US20040177205A1 (en) * | 2003-03-05 | 2004-09-09 | Brian Schoner | Bus architecture techniques employing busses with different complexities |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7652093B2 (en) | 2002-08-12 | 2010-01-26 | Exxonmobil Chemical Patents Inc. | Plasticized polyolefin compositions |
US7652094B2 (en) | 2002-08-12 | 2010-01-26 | Exxonmobil Chemical Patents Inc. | Plasticized polyolefin compositions |
US7875670B2 (en) | 2002-08-12 | 2011-01-25 | Exxonmobil Chemical Patents Inc. | Articles from plasticized polyolefin compositions |
US7985801B2 (en) | 2002-08-12 | 2011-07-26 | Exxonmobil Chemical Patents Inc. | Fibers and nonwovens from plasticized polyolefin compositions |
US7998579B2 (en) | 2002-08-12 | 2011-08-16 | Exxonmobil Chemical Patents Inc. | Polypropylene based fibers and nonwovens |
US8003725B2 (en) | 2002-08-12 | 2011-08-23 | Exxonmobil Chemical Patents Inc. | Plasticized hetero-phase polyolefin blends |
US8192813B2 (en) | 2003-08-12 | 2012-06-05 | Exxonmobil Chemical Patents, Inc. | Crosslinked polyethylene articles and processes to produce same |
US8703030B2 (en) | 2003-08-12 | 2014-04-22 | Exxonmobil Chemical Patents Inc. | Crosslinked polyethylene process |
US8389615B2 (en) | 2004-12-17 | 2013-03-05 | Exxonmobil Chemical Patents Inc. | Elastomeric compositions comprising vinylaromatic block copolymer, polypropylene, plastomer, and low molecular weight polyolefin |
US8513347B2 (en) | 2005-07-15 | 2013-08-20 | Exxonmobil Chemical Patents Inc. | Elastomeric compositions |
Also Published As
Publication number | Publication date |
---|---|
US20040177209A1 (en) | 2004-09-09 |
US7010641B2 (en) | 2006-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050262464A1 (en) | Integrated circuit routing resource optimization algorithm for random port ordering | |
CN205428923U (en) | Integrated semiconductor circuit nude film, integrated semiconductor circuit device and integrated semiconductor circuit system | |
US6998719B2 (en) | Power grid layout techniques on integrated circuits | |
JPH0196953A (en) | Wiring structure | |
US20120221993A1 (en) | Integrated Circuit Chip with Repeater Flops and Methods for Automated Design of Same | |
US7612599B2 (en) | Semiconductor device | |
CN106169456A (en) | Fanout line structure and the display device and the fan-out line wiring method that include it | |
US4571451A (en) | Method for routing electrical connections and resulting product | |
WO2022041494A1 (en) | Method and structure for pre-guiding logic outputs of macro cells in narrow channel layout | |
US7500212B2 (en) | Method, apparatus and program for automatically routing semiconductor integrated circuit | |
JP2007250933A (en) | Semiconductor integrated circuit and method of designing its layout | |
US5995735A (en) | Directional repeater physical assignment and connection for high-performance microprocessors | |
KR100522628B1 (en) | Semiconductor integrated circuit device having clock signal transmission line and wiring layout design method for determining layout of clock signal transmission line | |
JP2007081220A (en) | Semiconductor integrated circuit and layout design method thereof | |
US6476497B1 (en) | Concentric metal density power routing | |
US6959353B2 (en) | Signal bus arrangement | |
US20140082248A1 (en) | Bufffered conduits for high throughput channel implementation, crosstalk de-sensitization and late timing fixes on skew sensitive buses | |
US8217430B2 (en) | Power line layout techniques for integrated circuits having modular cells | |
US6819138B2 (en) | Dividing and distributing the drive strength of a single clock buffer | |
US6449760B1 (en) | Pin placement method for integrated circuits | |
US7138716B2 (en) | Addition of metal layers with signal reallocation to a microprocessor for increased frequency and lower power | |
US6269470B1 (en) | Efficient routing of conductors between datapaths | |
JP6705401B2 (en) | Information processing apparatus, information processing apparatus control method, and information processing apparatus control program | |
JP2005276970A (en) | On-chip decoupling capacitor insertion method and integrated circuit device | |
JP3512757B2 (en) | Optimization method in layout design |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.,SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:017206/0666 Effective date: 20051201 Owner name: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:017206/0666 Effective date: 20051201 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:038632/0662 Effective date: 20051201 |