US20050265117A1 - Apparatus and method for generating clock signals - Google Patents
Apparatus and method for generating clock signals Download PDFInfo
- Publication number
- US20050265117A1 US20050265117A1 US11/192,584 US19258405A US2005265117A1 US 20050265117 A1 US20050265117 A1 US 20050265117A1 US 19258405 A US19258405 A US 19258405A US 2005265117 A1 US2005265117 A1 US 2005265117A1
- Authority
- US
- United States
- Prior art keywords
- delay
- data
- signal
- clk
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
Definitions
- the present invention relates to clock circuitry and, more particularly, to methods and circuits that generate clock signals indicating when to read and write data on a bus.
- Clock signals are used in electrical circuits to control the flow of data on data communication busses and control the timing and processing of various functions.
- data is written to a data bus or read from the data bus based on the state of one or more clock signals.
- These clock signals are necessary to prevent “collision” of data, i.e., the simultaneous transmission of data by two different devices on the same data bus.
- the clock signals also ensure that the desired data is available on the data bus when read by a device.
- FIG. 1 illustrates a particular example of a data storage system 100 .
- a memory controller 102 controls the writing and reading of data to and from one or more memory storage modules 104 , 106 , and 108 .
- Memory storage modules 104 , 106 , and 108 may contain any number of memory storage devices, such as random access memories (RAMs).
- the memory controller 102 and memory storage modules 104 - 108 are coupled to a data bus 110 and a clock signal transmitted on a pair of lines 112 a and 112 b.
- the clock signal may be single-ended or differential.
- the data bus 110 communicates data between the memory storage modules 104 - 108 and the memory controller 102 .
- Lines 112 a and 112 b transmit a clock signal generated by a clock generator 120 , coupled to line 112 a.
- Line 112 a is “looped back” to line 112 b as it passes through memory controller 102 .
- the clock signal carried by line 112 a may be referred to as CTM (clock to master or clock to memory controller) and the clock signal carried by line 112 b may be referred to as CFM (clock from master or clock from memory controller).
- Line 112 b and each of the lines in data bus 110 are terminated through a resistor 114 , which is coupled to Vcc.
- FIG. 2 is a timing diagram illustrating the process for reading data from a data bus and writing data to a data bus, such as data bus 110 discussed above with respect to FIG. 1 .
- the signal “BUS CLK” is the bus clock signal that sets the timing for data read and write operations on the data bus.
- BUS CLK is a square wave signal having a 50% duty cycle. Both edges of BUS CLK are centered on the corresponding data.
- Data is transmitted on the data bus corresponding to the rising edge of BUS CLK (referred to as “odd data”) and corresponding to the falling edge of BUS CLK (referred to as “even data”). Thus, data is transmitted twice during each cycle of BUS CLK plus an output driver delay (Tod).
- a signal T-CLK which identifies when data is transmitted on the data bus, is 90 degrees ahead of BUS CLK.
- Another signal R-CLK, which identifies when data is read from the data bus, is aligned with BUS CLK.
- a DATA signal indicates when data is available on the data bus.
- the R-CLK signal is adjusted to account for the setup time (Tsu) necessary to communicate the appropriate data to the data bus.
- Tsu setup time
- the 90 degree center point of the data on the data bus must be Tsu seconds before the corresponding sampling edge of the internal R-CLK.
- FIG. 3 illustrates a circuit 150 capable of generating the T-CLK and R-CLK signals shown in FIG. 2 .
- Circuit 150 is contained in a memory controller, such as the memory controller shown in FIG. 1 .
- the circuit 150 includes a first delay-locked loop to generate R-CLK and includes a second delay-locked loop to generate T-CLK.
- a clock amplifier 152 receives the BUS CLK signal, amplifies the BUS CLK signal, and provides a differential signal having a 50% duty cycle and the desirable common mode to a reference loop 154 .
- Reference loop 154 creates a quadrature wave form and provides that signal to a pair of fine loop circuits 156 and 166 .
- Each fine loop circuit 156 and 166 forms part of a delay-locked loop.
- Fine loop circuit 156 in combination with a clock buffer 158 and a phase detector 164 form a first delay-locked loop, which generates the R-CLK signal.
- Phase detector 164 identifies the current phase of the R-CLK signal and provides an adjustment signal to fine loop circuit 156 . This adjustment is necessary to account for the setup time (Tsu) necessary to communicate the appropriate data to the data bus.
- the delay-locked loop created by fine loop 156 , clock buffer 158 and phase detector 164 ensures that the proper setup time Tsu is taken into account when generating the R-CLK signal.
- a receiver 160 will retrieve data from a bus 162 at the appropriate time (i.e., at the center of the valid data).
- Fine loop circuit 166 in combination with a clock buffer 168 , a delay device 172 , and a quadrature phase detector 174 form a second delay-locked loop, which generates the T-CLK signal.
- Quadrature phase detector 174 creates the necessary 90 degree shift of the T-CLK signal from the BUS CLK signal (see FIG. 2 ) by providing the appropriate adjustment signal to fine loop circuit 166 .
- the adjustment signal provided by delay device 172 is necessary to account for the output driver delay (Tod), discussed above.
- the delay-locked loop created by fine loop 166 , clock buffer 168 , delay device 172 , and quadrature phase detector 174 creates the necessary alignment of data with the T-CLK signal.
- an output driver 170 will drive data onto the bus 162 at the appropriate time.
- the circuit described above with respect to FIG. 3 requires two separate delay-locked loops to generate the R-CLK and the T-CLK signals.
- the use of two delay-locked loops requires a significant amount of power and uses a significant amount of layout area within the memory controller.
- An improved architecture described herein addresses these and other problems by simplifying the circuit that generates the R-CLK and the T-CLK signals.
- the improved architecture discussed below generates the R-CLK and T-CLK signals using a single delay-locked loop.
- the use of a single delay-locked loop requires fewer components and reduces the power consumption of the circuit as compared to the circuit described above in FIG. 3 . Additionally, the improved architecture requires less area within the memory controller.
- a delay-locked loop circuit generates a first clock signal.
- the delay-locked loop circuit includes a first delay element coupled in a feedback path of the delay-locked loop circuit to advance the first clock signal relative to a reference clock signal by a first time period.
- a second delay element is coupled to receive the first clock signal from the delay-locked loop circuit and to output a second clock signal that is delayed relative to the first clock signal by the first time period.
- the delay-locked loop circuit further includes a phase detector to identify phase differences between the first clock signal and the reference clock signal.
- the phase detector is an integration sampler to integrate the first clock signal against the reference clock signal.
- the delay-locked loop circuit includes a 180 degree phase shifter to adjust the phase of the first clock signal.
- a third delay element is coupled between the delay-locked loop circuit and the second delay element.
- FIG. 1 illustrates a particular example of a data storage system.
- FIG. 2 is a timing diagram illustrating the process for reading data from a data bus and writing data to a data bus, such as the data bus shown in FIG. 1 .
- FIG. 3 illustrates a circuit capable of generating the T-CLK and R-CLK signals shown in FIG. 2 .
- FIG. 4 illustrates an improved circuit capable of generating the T-CLK and R-CLK signals.
- FIG. 5 is a timing diagram illustrating the timing of various signals in the circuit of FIG. 4 .
- FIG. 6 is a timing diagram illustrating the manner in which data is sampled using the circuit shown in FIG. 4 .
- FIG. 7 is a flow diagram illustrating a procedure for generating the T-CLK and R-CLK signals.
- FIG. 8 is a flow diagram illustrating a procedure for generating multiple clock signals from a single reference clock signal using a single delay-locked loop.
- FIG. 9 illustrates an alternate example of a data storage system.
- FIG. 10 is a timing diagram illustrating various clock and data signals generated by the system shown in FIG. 8 .
- FIG. 11 illustrates another embodiment of a circuit containing a single delay-locked loop.
- FIG. 12 illustrates a further embodiment of a circuit containing a single delay-locked loop in which the CTM and CFM signals are asynchronous.
- An improved architecture is discussed herein for generating the R-CLK and T-CLK signals using a single delay-locked loop.
- the use of a single delay-locked loop requires fewer components, reduces the power consumption of the circuit, and requires less layout area within the memory controller.
- FIG. 4 illustrates an improved circuit 200 capable of generating the T-CLK and R-CLK signals.
- circuit 200 is contained in a memory controller or other control device responsible for generating clock signals for accessing and/or communicating data.
- the circuit receives the BUS CLK signal, which is provided as a reference clock to a clock amplifier 202 and an integration sampler 204 .
- Clock amplifier 202 amplifies the BUS CLK signal and provides the amplified signal to a reference loop 206 .
- the reference loop 206 creates a quadrature wave form and provides the wave form to a fine loop circuit 208 .
- the fine loop circuit 208 generates a single clock signal output that is provided to a delay circuit 212 and a 180 degree phase shift circuit 210 .
- the 180 degree phase shift circuit 210 is located within the fine loop circuit 208 .
- Delay circuit 212 compensates for the delay introduced into the signal by another delay circuit 218 .
- Delay circuit 212 “compensates” for the delay by removing the delay introduced by delay circuit 218 .
- Delay circuit 218 introduces the delay to compensate for the delay caused by an output driver 220 in making data available on the data bus.
- Delay circuits 212 and 218 may also be referred to as delay devices, delay elements, delay components, etc.
- the output of delay circuit 212 is coupled to a clock buffer 216 , the output of which is the R-CLK signal.
- the R-CLK signal is provided to an integration sampler 222 .
- the output of the 180 degree phase shift circuit 210 is coupled to another clock buffer 214 , the output of which is the T-CLK signal.
- the T-CLK signal is provided to the output driver 220 and delay circuit 218 .
- the 180 degree phase shift circuit 210 reverses the two clock signal conductors, thereby shifting the phase of the clock signal by 180 degrees. This 180 degree phase shift is necessary to maintain the relationship between the odd data and the even data (see FIG. 2 ), where odd data is sampled on the rising edge of the clock signal and the even data is sampled on the falling edge of the clock signal.
- a delay-locked loop circuit is formed by fine loop circuit 208 , 180 degree phase shift circuit 210 , clock buffer 214 , delay circuit 218 , and integration sampler 204 .
- the delay circuit 218 compensates for the delay caused by the output driver 220 .
- the output of delay circuit 218 is provided to the integration sampler 204 , the operation of which is discussed below. Since the delay circuit 218 is located in the feedback path of the delay-locked loop circuit, the delay caused by delay circuit 218 causes fine loop circuit 208 to advance the clock signal (T-CLK) relative to the reference clock signal (i.e., BUS CLK).
- the clock signal is advanced by a period equal to the delay caused by delay circuit 218 .
- the circuit 200 includes a single delay-locked loop, created by fine loop 208 , 180 degree phase shift circuit 210 , clock buffer 214 , delay circuit 218 , and integration sampler 204 . Since delay-locked loops consume a significant amount of power, the use of a single delay-locked loop (rather than multiple delay-locked loops) significantly reduces the power consumption of the memory controller.
- FIG. 5 is a timing diagram illustrating the timing of various signals in the circuit of FIG. 4 .
- the BUS CLK signal leads the R-CLK signal by 90 degrees (i.e., the rising edge of BUS CLK occurs 90 degrees ahead of the rising edge of R-CLK).
- the T-CLK signal is approximately 180 degrees out of phase with the R-CLK signal.
- the T-CLK signal is offset slightly due to the delay caused by the output driver (Tod).
- FIG. 6 is a timing diagram illustrating the manner in which data is sampled using the circuit shown in FIG. 4 .
- the integration sampler 222 ( FIG. 4 ) samples the entire time period during which the data should be valid instead of sampling a single point of data (e.g., at the center of the time during which the data should be valid). Since the data is sampled for the time period the data should be valid, the integration sampler 222 requires a clock that is aligned with the data being sampled (i.e., aligned with the time periods during which the data should be valid). For example, FIG. 6 shows the integration of the even data during the period in which the even data is valid (i.e., when R-CLK is high).
- the integration sampler 222 begins sampling the value of the even data on the rising edge of R-CLK and continues sampling and integrating the sampled values until the falling edge of R-CLK. When the falling edge of R-CLK is reached, the integration sampler 222 determines the value of the data sampled, i.e., a logic “1” or “0”. Next, the integration sampler 222 begins sampling the value of the odd data on the falling edge of R-CLK and continues sampling and integrating the sampled values until the rising edge of R-CLK. At this point, the integration sampler 222 determines whether a logic “1” or a logic “0” was sampled. The integration sampler 222 then begins sampling the value of the even data, and repeats this cycle of alternating between sampling of even data and odd data.
- FIG. 7 is a flow diagram illustrating a procedure 315 for generating the T-CLK and R-CLK signals.
- the procedure 315 is initiated by receiving a bus clock signal (e.g., BUS CLK) from the bus (block 320 ).
- the bus clock signal is adjusted based on information received from an integration sampler (block 322 ).
- the adjusted bus clock signal is then processed along two parallel paths, one path generates the T-CLK signal and the other path generates the R-CLK signal.
- the clock signal is phase shifted by 180 degrees (block 324 ) and buffered (block 326 ).
- the procedure outputs the T-CLK signal (block 328 ) and provides the same clock signal to a block that delays the clock signal (block 330 ).
- the clock signal is delayed to compensate for the delay caused by the output buffer.
- the delayed clock signal is integrated using an integration sampler (step 332 ). The integration results are provided back to block 322 , which adjusts the incoming bus clock signal based on the integration results.
- the clock signal is delayed (block 334 ) to compensate for the delay caused by the output driver in making data available on the data bus.
- the delayed clock signal is buffered (block 336 ) and the procedure outputs the R-CLK signal (block 338 ), for example to an integration sampler.
- the procedure 315 shown in FIG. 7 generates both the T-CLK and the R-CLK signals from a single bus clock signal.
- delays associated with blocks 328 , 330 , and 334 are approximately equal.
- delays associated with blocks 326 and 336 are approximately equal.
- the integration sampler 204 shown in FIG. 4 can be implemented as a quadrature phase detector.
- FIG. 8 is a flow diagram illustrating a procedure 350 for generating multiple clock signals from a single reference clock signal using a single delay-locked loop.
- Procedure 350 begins by generating a first clock signal using a delay-locked loop circuit (block 352 ).
- the first clock signal is then advanced relative to a reference clock signal by a first time period using a first delay element coupled in the feedback path of the delay-locked loop circuit (block 354 ).
- the procedure 350 generates a second clock signal that is delayed relative to the first clock signal by the first time period using a second delay element coupled to receive the first clock signal (block 356 ).
- Data is transmitted onto a data bus based on the state of the first clock signal (block 358 ) and data is read from the data bus based on the state of the second clock signal (block 360 ).
- FIG. 9 illustrates an alternate example of a data storage system 400 .
- Data storage system 400 is similar to the system 100 illustrated in FIG. 1 , but a pair of clock lines 410 and 412 that propagate the CTM and CFM clock signals are decoupled from one another.
- the CTM clock signal is generated by a clock generator 414 .
- a memory controller 402 receives CTM on line 410 , which is terminated through a resistor coupled to Vcc rather than looped-back to CFM, as shown in FIG. 1 .
- the CFM signal is generated by memory controller 402 on line 412 .
- Memory controller 402 controls the reading of data from and the writing of data to one or more memory storage modules 404 , 406 , and 408 .
- FIG. 10 is a timing diagram illustrating various clock and data signals generated by the system shown in FIG. 9 .
- the two clock signals CTM and CFM are decoupled from one another, but are still in alignment with each other at the memory controller.
- the rising edge and the falling edge of CFM or CTM corresponds to the end of one valid data window and the beginning of another valid data window.
- FIG. 11 illustrates another embodiment of a circuit 450 containing a single delay-locked loop.
- the circuit 450 shown in FIG. 11 is similar to circuit 200 shown in FIG. 4 , but modified to accommodate the different relationship of the clock signals to the data.
- the CTM and CFM clock signals are aligned with one another and the starting and ending points of a valid data window align with a rising edge and a falling edge of CTM/CFM, or vice versa.
- a clock amplifier 452 receives the CTM signal, and outputs a signal to a reference loop 456 and a zero phase detector 454 .
- the zero phase detector 454 is used instead of an integration sampler or a quadrature phase detector because the clock signals and the data are in phase alignment with one another (as shown in FIG. 10 ).
- a fine loop 458 receives signals from the reference loop 456 and the zero phase detector 454 .
- Fine loop 458 outputs a signal to a 180 degree phase shifter 460 and a clock buffer 470 .
- the phase-shifted signal generated by phase shifter 460 is provided to a Tod delay circuit 462 and continues to a clock buffer 464 .
- the output of clock buffer 464 is the R-CLK signal.
- the output of the clock buffer is provided to the zero phase detector 454 and an integration sampler 466 , which receives data from a data bus 468 .
- a delay-locked loop is created by fine loop 458 , 180 degree phase shift circuit 460 , Tod delay circuit 462 , clock buffer 464 , and zero phase detector 454 .
- the clock buffer 470 provides a buffered output signal to a pair of output drivers 472 and 474 , each of which include a Tod delay.
- the output signal provided from the clock buffer 470 to output driver 474 is the T-CLK signal.
- Output driver 472 generates a CFM signal and output driver 474 provides an output signal to the data bus 468 .
- FIG. 12 illustrates a further embodiment of a circuit 500 containing a single delay-locked loop in which the CTM and CFM signals are asynchronous (i.e., CTM and CFM are not in alignment with each another at the memory controller).
- Circuit 500 is similar to circuit 450 in FIG. 11 , but with several of the phase shifting and delay components removed because when CFM and the data are in alignment, no additional delays are required.
- a clock amplifier 502 and a zero phase detector receive the CTM clock signal.
- the output of clock amplifier 502 is provided to a reference loop 506 .
- a fine loop 508 receives signals from the reference loop 506 and the zero phase detector 504 .
- the output generated by fine loop 508 is provided to a clock buffer 510 .
- the output of the clock buffer 510 is the T-CLK signal, which is the same as the R-CLK signal in this circuit 500 .
- the output of the clock buffer 510 is provided to the zero phase detector 504 , an integration sampler 512 , and a pair of output drivers 516 and 518 .
- the integration sampler 512 receives data from a data bus 514 .
- Output driver 516 provides its output to data bus 514 and output driver 518 generates a CFM clock signal.
- a system has been described that generates multiple clock signals from a single bus clock signal.
- the described system uses a single delay-locked loop to generate the multiple clock signals.
- Using a single delay-locked loop reduces the number of components in the system, reduces the circuit's power consumption, and requires a smaller layout area within the memory controller or other device.
Abstract
A delay-locked loop circuit generates a first clock signal. The delay-locked loop circuit includes a first delay element coupled in a feedback path of the delay-locked loop circuit to advance the first clock signal relative to a reference clock signal by a first time period. A second delay element is coupled to receive the first clock signal from the delay-locked loop circuit. The second delay element also outputs a second clock signal that is delayed relative to the first clock signal by the first time period. The delay-locked loop circuit may include a phase detector to identify phase differences between the first clock signal and the reference clock signal. A third delay element may be coupled between the delay-locked loop circuit and the second delay element.
Description
- The present invention relates to clock circuitry and, more particularly, to methods and circuits that generate clock signals indicating when to read and write data on a bus.
- Clock signals are used in electrical circuits to control the flow of data on data communication busses and control the timing and processing of various functions. In particular systems, data is written to a data bus or read from the data bus based on the state of one or more clock signals. These clock signals are necessary to prevent “collision” of data, i.e., the simultaneous transmission of data by two different devices on the same data bus. The clock signals also ensure that the desired data is available on the data bus when read by a device.
-
FIG. 1 illustrates a particular example of adata storage system 100. Amemory controller 102 controls the writing and reading of data to and from one or morememory storage modules Memory storage modules memory controller 102 and memory storage modules 104-108 are coupled to adata bus 110 and a clock signal transmitted on a pair oflines data bus 110 communicates data between the memory storage modules 104-108 and thememory controller 102.Lines clock generator 120, coupled toline 112 a.Line 112 a is “looped back” toline 112 b as it passes throughmemory controller 102. The clock signal carried byline 112 a may be referred to as CTM (clock to master or clock to memory controller) and the clock signal carried byline 112 b may be referred to as CFM (clock from master or clock from memory controller).Line 112 b and each of the lines indata bus 110 are terminated through aresistor 114, which is coupled to Vcc. -
FIG. 2 is a timing diagram illustrating the process for reading data from a data bus and writing data to a data bus, such asdata bus 110 discussed above with respect toFIG. 1 . The signal “BUS CLK” is the bus clock signal that sets the timing for data read and write operations on the data bus. In this example, BUS CLK is a square wave signal having a 50% duty cycle. Both edges of BUS CLK are centered on the corresponding data. Data is transmitted on the data bus corresponding to the rising edge of BUS CLK (referred to as “odd data”) and corresponding to the falling edge of BUS CLK (referred to as “even data”). Thus, data is transmitted twice during each cycle of BUS CLK plus an output driver delay (Tod). A signal T-CLK, which identifies when data is transmitted on the data bus, is 90 degrees ahead of BUS CLK. Another signal R-CLK, which identifies when data is read from the data bus, is aligned with BUS CLK. A DATA signal indicates when data is available on the data bus. - As shown in
FIG. 2 , the R-CLK signal is adjusted to account for the setup time (Tsu) necessary to communicate the appropriate data to the data bus. To ensure that the edge of BUS CLK aligns with the center of the available data, the 90 degree center point of the data on the data bus must be Tsu seconds before the corresponding sampling edge of the internal R-CLK. -
FIG. 3 illustrates acircuit 150 capable of generating the T-CLK and R-CLK signals shown inFIG. 2 .Circuit 150 is contained in a memory controller, such as the memory controller shown inFIG. 1 . Thecircuit 150 includes a first delay-locked loop to generate R-CLK and includes a second delay-locked loop to generate T-CLK. Aclock amplifier 152 receives the BUS CLK signal, amplifies the BUS CLK signal, and provides a differential signal having a 50% duty cycle and the desirable common mode to areference loop 154.Reference loop 154 creates a quadrature wave form and provides that signal to a pair offine loop circuits fine loop circuit Fine loop circuit 156, in combination with aclock buffer 158 and aphase detector 164 form a first delay-locked loop, which generates the R-CLK signal.Phase detector 164 identifies the current phase of the R-CLK signal and provides an adjustment signal tofine loop circuit 156. This adjustment is necessary to account for the setup time (Tsu) necessary to communicate the appropriate data to the data bus. The delay-locked loop created byfine loop 156,clock buffer 158 andphase detector 164 ensures that the proper setup time Tsu is taken into account when generating the R-CLK signal. Thus, areceiver 160 will retrieve data from abus 162 at the appropriate time (i.e., at the center of the valid data). -
Fine loop circuit 166, in combination with aclock buffer 168, adelay device 172, and aquadrature phase detector 174 form a second delay-locked loop, which generates the T-CLK signal.Quadrature phase detector 174 creates the necessary 90 degree shift of the T-CLK signal from the BUS CLK signal (seeFIG. 2 ) by providing the appropriate adjustment signal tofine loop circuit 166. Additionally, the adjustment signal provided bydelay device 172 is necessary to account for the output driver delay (Tod), discussed above. The delay-locked loop created byfine loop 166,clock buffer 168,delay device 172, andquadrature phase detector 174 creates the necessary alignment of data with the T-CLK signal. Thus, anoutput driver 170 will drive data onto thebus 162 at the appropriate time. - The circuit described above with respect to
FIG. 3 requires two separate delay-locked loops to generate the R-CLK and the T-CLK signals. The use of two delay-locked loops requires a significant amount of power and uses a significant amount of layout area within the memory controller. - An improved architecture described herein addresses these and other problems by simplifying the circuit that generates the R-CLK and the T-CLK signals.
- The improved architecture discussed below generates the R-CLK and T-CLK signals using a single delay-locked loop. The use of a single delay-locked loop requires fewer components and reduces the power consumption of the circuit as compared to the circuit described above in
FIG. 3 . Additionally, the improved architecture requires less area within the memory controller. - In one embodiment, a delay-locked loop circuit generates a first clock signal. The delay-locked loop circuit includes a first delay element coupled in a feedback path of the delay-locked loop circuit to advance the first clock signal relative to a reference clock signal by a first time period. A second delay element is coupled to receive the first clock signal from the delay-locked loop circuit and to output a second clock signal that is delayed relative to the first clock signal by the first time period.
- In another embodiment, the delay-locked loop circuit further includes a phase detector to identify phase differences between the first clock signal and the reference clock signal.
- In one embodiment, the phase detector is an integration sampler to integrate the first clock signal against the reference clock signal.
- In a described implementation, the delay-locked loop circuit includes a 180 degree phase shifter to adjust the phase of the first clock signal.
- In a particular embodiment, a third delay element is coupled between the delay-locked loop circuit and the second delay element.
-
FIG. 1 illustrates a particular example of a data storage system. -
FIG. 2 is a timing diagram illustrating the process for reading data from a data bus and writing data to a data bus, such as the data bus shown inFIG. 1 . -
FIG. 3 illustrates a circuit capable of generating the T-CLK and R-CLK signals shown inFIG. 2 . -
FIG. 4 illustrates an improved circuit capable of generating the T-CLK and R-CLK signals. -
FIG. 5 is a timing diagram illustrating the timing of various signals in the circuit ofFIG. 4 . -
FIG. 6 is a timing diagram illustrating the manner in which data is sampled using the circuit shown inFIG. 4 . -
FIG. 7 is a flow diagram illustrating a procedure for generating the T-CLK and R-CLK signals. -
FIG. 8 is a flow diagram illustrating a procedure for generating multiple clock signals from a single reference clock signal using a single delay-locked loop. -
FIG. 9 illustrates an alternate example of a data storage system. -
FIG. 10 is a timing diagram illustrating various clock and data signals generated by the system shown inFIG. 8 . -
FIG. 11 illustrates another embodiment of a circuit containing a single delay-locked loop. -
FIG. 12 illustrates a further embodiment of a circuit containing a single delay-locked loop in which the CTM and CFM signals are asynchronous. - An improved architecture is discussed herein for generating the R-CLK and T-CLK signals using a single delay-locked loop. The use of a single delay-locked loop requires fewer components, reduces the power consumption of the circuit, and requires less layout area within the memory controller.
-
FIG. 4 illustrates animproved circuit 200 capable of generating the T-CLK and R-CLK signals. In particular embodiments,circuit 200 is contained in a memory controller or other control device responsible for generating clock signals for accessing and/or communicating data. The circuit receives the BUS CLK signal, which is provided as a reference clock to aclock amplifier 202 and anintegration sampler 204.Clock amplifier 202 amplifies the BUS CLK signal and provides the amplified signal to areference loop 206. Thereference loop 206 creates a quadrature wave form and provides the wave form to afine loop circuit 208. Thefine loop circuit 208 generates a single clock signal output that is provided to adelay circuit 212 and a 180 degreephase shift circuit 210. In an alternate embodiment of the invention, the 180 degreephase shift circuit 210 is located within thefine loop circuit 208.Delay circuit 212 compensates for the delay introduced into the signal by anotherdelay circuit 218.Delay circuit 212 “compensates” for the delay by removing the delay introduced bydelay circuit 218.Delay circuit 218 introduces the delay to compensate for the delay caused by anoutput driver 220 in making data available on the data bus. Delaycircuits - The output of
delay circuit 212 is coupled to aclock buffer 216, the output of which is the R-CLK signal. The R-CLK signal is provided to anintegration sampler 222. The output of the 180 degreephase shift circuit 210 is coupled to anotherclock buffer 214, the output of which is the T-CLK signal. The T-CLK signal is provided to theoutput driver 220 anddelay circuit 218. - Since the clock signal is created and transmitted differentially, the 180 degree
phase shift circuit 210 reverses the two clock signal conductors, thereby shifting the phase of the clock signal by 180 degrees. This 180 degree phase shift is necessary to maintain the relationship between the odd data and the even data (seeFIG. 2 ), where odd data is sampled on the rising edge of the clock signal and the even data is sampled on the falling edge of the clock signal. - A delay-locked loop circuit is formed by
fine loop circuit phase shift circuit 210,clock buffer 214,delay circuit 218, andintegration sampler 204. Thedelay circuit 218 compensates for the delay caused by theoutput driver 220. The output ofdelay circuit 218 is provided to theintegration sampler 204, the operation of which is discussed below. Since thedelay circuit 218 is located in the feedback path of the delay-locked loop circuit, the delay caused bydelay circuit 218 causesfine loop circuit 208 to advance the clock signal (T-CLK) relative to the reference clock signal (i.e., BUS CLK). The clock signal is advanced by a period equal to the delay caused bydelay circuit 218. - Thus, as shown in
FIG. 4 , thecircuit 200 includes a single delay-locked loop, created byfine loop phase shift circuit 210,clock buffer 214,delay circuit 218, andintegration sampler 204. Since delay-locked loops consume a significant amount of power, the use of a single delay-locked loop (rather than multiple delay-locked loops) significantly reduces the power consumption of the memory controller. -
FIG. 5 is a timing diagram illustrating the timing of various signals in the circuit ofFIG. 4 . As shown inFIG. 5 , the BUS CLK signal leads the R-CLK signal by 90 degrees (i.e., the rising edge of BUS CLK occurs 90 degrees ahead of the rising edge of R-CLK). The T-CLK signal is approximately 180 degrees out of phase with the R-CLK signal. The T-CLK signal is offset slightly due to the delay caused by the output driver (Tod). -
FIG. 6 is a timing diagram illustrating the manner in which data is sampled using the circuit shown inFIG. 4 . The integration sampler 222 (FIG. 4 ) samples the entire time period during which the data should be valid instead of sampling a single point of data (e.g., at the center of the time during which the data should be valid). Since the data is sampled for the time period the data should be valid, theintegration sampler 222 requires a clock that is aligned with the data being sampled (i.e., aligned with the time periods during which the data should be valid). For example,FIG. 6 shows the integration of the even data during the period in which the even data is valid (i.e., when R-CLK is high). In this example, theintegration sampler 222 begins sampling the value of the even data on the rising edge of R-CLK and continues sampling and integrating the sampled values until the falling edge of R-CLK. When the falling edge of R-CLK is reached, theintegration sampler 222 determines the value of the data sampled, i.e., a logic “1” or “0”. Next, theintegration sampler 222 begins sampling the value of the odd data on the falling edge of R-CLK and continues sampling and integrating the sampled values until the rising edge of R-CLK. At this point, theintegration sampler 222 determines whether a logic “1” or a logic “0” was sampled. Theintegration sampler 222 then begins sampling the value of the even data, and repeats this cycle of alternating between sampling of even data and odd data. -
FIG. 7 is a flow diagram illustrating aprocedure 315 for generating the T-CLK and R-CLK signals. Theprocedure 315 is initiated by receiving a bus clock signal (e.g., BUS CLK) from the bus (block 320). The bus clock signal is adjusted based on information received from an integration sampler (block 322). The adjusted bus clock signal is then processed along two parallel paths, one path generates the T-CLK signal and the other path generates the R-CLK signal. - Along the first path, the clock signal is phase shifted by 180 degrees (block 324) and buffered (block 326). After buffering the clock signal, the procedure outputs the T-CLK signal (block 328) and provides the same clock signal to a block that delays the clock signal (block 330). The clock signal is delayed to compensate for the delay caused by the output buffer. Next, the delayed clock signal is integrated using an integration sampler (step 332). The integration results are provided back to block 322, which adjusts the incoming bus clock signal based on the integration results.
- Along the second path, the clock signal is delayed (block 334) to compensate for the delay caused by the output driver in making data available on the data bus. Next, the delayed clock signal is buffered (block 336) and the procedure outputs the R-CLK signal (block 338), for example to an integration sampler. Thus, the
procedure 315 shown inFIG. 7 generates both the T-CLK and the R-CLK signals from a single bus clock signal. In a particular embodiment ofprocedure 315, delays associated withblocks blocks - In an alternate embodiment, the
integration sampler 204 shown inFIG. 4 can be implemented as a quadrature phase detector. -
FIG. 8 is a flow diagram illustrating aprocedure 350 for generating multiple clock signals from a single reference clock signal using a single delay-locked loop.Procedure 350 begins by generating a first clock signal using a delay-locked loop circuit (block 352). The first clock signal is then advanced relative to a reference clock signal by a first time period using a first delay element coupled in the feedback path of the delay-locked loop circuit (block 354). Theprocedure 350 generates a second clock signal that is delayed relative to the first clock signal by the first time period using a second delay element coupled to receive the first clock signal (block 356). Data is transmitted onto a data bus based on the state of the first clock signal (block 358) and data is read from the data bus based on the state of the second clock signal (block 360). -
FIG. 9 illustrates an alternate example of adata storage system 400.Data storage system 400 is similar to thesystem 100 illustrated inFIG. 1 , but a pair ofclock lines clock generator 414. Amemory controller 402 receives CTM online 410, which is terminated through a resistor coupled to Vcc rather than looped-back to CFM, as shown inFIG. 1 . The CFM signal is generated bymemory controller 402 online 412.Memory controller 402 controls the reading of data from and the writing of data to one or morememory storage modules -
FIG. 10 is a timing diagram illustrating various clock and data signals generated by the system shown inFIG. 9 . In this example, the two clock signals CTM and CFM are decoupled from one another, but are still in alignment with each other at the memory controller. As shown inFIG. 10 , the rising edge and the falling edge of CFM or CTM corresponds to the end of one valid data window and the beginning of another valid data window. -
FIG. 11 illustrates another embodiment of acircuit 450 containing a single delay-locked loop. Thecircuit 450 shown inFIG. 11 is similar tocircuit 200 shown inFIG. 4 , but modified to accommodate the different relationship of the clock signals to the data. As discussed above, the CTM and CFM clock signals are aligned with one another and the starting and ending points of a valid data window align with a rising edge and a falling edge of CTM/CFM, or vice versa. Aclock amplifier 452 receives the CTM signal, and outputs a signal to areference loop 456 and a zerophase detector 454. The zerophase detector 454 is used instead of an integration sampler or a quadrature phase detector because the clock signals and the data are in phase alignment with one another (as shown inFIG. 10 ). - A
fine loop 458 receives signals from thereference loop 456 and the zerophase detector 454.Fine loop 458 outputs a signal to a 180degree phase shifter 460 and aclock buffer 470. The phase-shifted signal generated byphase shifter 460 is provided to aTod delay circuit 462 and continues to aclock buffer 464. The output ofclock buffer 464 is the R-CLK signal. The output of the clock buffer is provided to the zerophase detector 454 and anintegration sampler 466, which receives data from adata bus 468. Thus, a delay-locked loop is created byfine loop phase shift circuit 460,Tod delay circuit 462,clock buffer 464, and zerophase detector 454. - The
clock buffer 470 provides a buffered output signal to a pair ofoutput drivers clock buffer 470 tooutput driver 474 is the T-CLK signal.Output driver 472 generates a CFM signal andoutput driver 474 provides an output signal to thedata bus 468. -
FIG. 12 illustrates a further embodiment of acircuit 500 containing a single delay-locked loop in which the CTM and CFM signals are asynchronous (i.e., CTM and CFM are not in alignment with each another at the memory controller).Circuit 500 is similar tocircuit 450 inFIG. 11 , but with several of the phase shifting and delay components removed because when CFM and the data are in alignment, no additional delays are required. - A
clock amplifier 502 and a zero phase detector receive the CTM clock signal. The output ofclock amplifier 502 is provided to areference loop 506. Afine loop 508 receives signals from thereference loop 506 and the zerophase detector 504. The output generated byfine loop 508 is provided to aclock buffer 510. The output of theclock buffer 510 is the T-CLK signal, which is the same as the R-CLK signal in thiscircuit 500. The output of theclock buffer 510 is provided to the zerophase detector 504, anintegration sampler 512, and a pair ofoutput drivers integration sampler 512 receives data from adata bus 514.Output driver 516 provides its output todata bus 514 andoutput driver 518 generates a CFM clock signal. - Thus, a system has been described that generates multiple clock signals from a single bus clock signal. The described system uses a single delay-locked loop to generate the multiple clock signals. Using a single delay-locked loop reduces the number of components in the system, reduces the circuit's power consumption, and requires a smaller layout area within the memory controller or other device.
- Although the description above uses language that is specific to structural features and/or methodological acts, it is to be understood that the invention defined in the appended claims is not limited to the specific features or acts described. Rather, the specific features and acts are disclosed as exemplary forms of implementing the invention.
Claims (1)
1. A system, comprising:
a random access memory device;
a first signal line coupled to the random access memory device, the first signal line to carry a first signal;
a second signal line coupled to the random access memory device, the second signal line to carry a second signal; and
a memory controller coupled to the first signal line and the second signal line, wherein the memory controller includes a delay locked loop to generate the first signal, wherein, the first signal is used to transmit data to the random access memory device, the delay locked loop to receive the second signal such that the second signal is used to sample read data provided by the memory device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/192,584 US20050265117A1 (en) | 2000-08-18 | 2005-07-29 | Apparatus and method for generating clock signals |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/642,484 US6469555B1 (en) | 2000-08-18 | 2000-08-18 | Apparatus and method for generating multiple clock signals from a single loop circuit |
US10/158,505 US6731148B2 (en) | 2000-08-18 | 2002-05-29 | Apparatus and method for generating clock signals |
US10/807,003 US6954095B2 (en) | 2000-08-18 | 2004-03-22 | Apparatus and method for generating clock signals |
US11/192,584 US20050265117A1 (en) | 2000-08-18 | 2005-07-29 | Apparatus and method for generating clock signals |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/807,003 Continuation US6954095B2 (en) | 2000-08-18 | 2004-03-22 | Apparatus and method for generating clock signals |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050265117A1 true US20050265117A1 (en) | 2005-12-01 |
Family
ID=24576757
Family Applications (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/642,484 Expired - Lifetime US6469555B1 (en) | 2000-08-18 | 2000-08-18 | Apparatus and method for generating multiple clock signals from a single loop circuit |
US10/158,505 Expired - Lifetime US6731148B2 (en) | 2000-08-18 | 2002-05-29 | Apparatus and method for generating clock signals |
US10/807,003 Expired - Lifetime US6954095B2 (en) | 2000-08-18 | 2004-03-22 | Apparatus and method for generating clock signals |
US11/192,584 Abandoned US20050265117A1 (en) | 2000-08-18 | 2005-07-29 | Apparatus and method for generating clock signals |
Family Applications Before (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/642,484 Expired - Lifetime US6469555B1 (en) | 2000-08-18 | 2000-08-18 | Apparatus and method for generating multiple clock signals from a single loop circuit |
US10/158,505 Expired - Lifetime US6731148B2 (en) | 2000-08-18 | 2002-05-29 | Apparatus and method for generating clock signals |
US10/807,003 Expired - Lifetime US6954095B2 (en) | 2000-08-18 | 2004-03-22 | Apparatus and method for generating clock signals |
Country Status (1)
Country | Link |
---|---|
US (4) | US6469555B1 (en) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6469555B1 (en) * | 2000-08-18 | 2002-10-22 | Rambus, Inc | Apparatus and method for generating multiple clock signals from a single loop circuit |
US6424178B1 (en) | 2000-08-30 | 2002-07-23 | Micron Technology, Inc. | Method and system for controlling the duty cycle of a clock signal |
US6839860B2 (en) * | 2001-04-19 | 2005-01-04 | Mircon Technology, Inc. | Capture clock generator using master and slave delay locked loops |
US6759881B2 (en) * | 2002-03-22 | 2004-07-06 | Rambus Inc. | System with phase jumping locked loop circuit |
US6952123B2 (en) | 2002-03-22 | 2005-10-04 | Rambus Inc. | System with dual rail regulated locked loop |
US6911853B2 (en) * | 2002-03-22 | 2005-06-28 | Rambus Inc. | Locked loop with dual rail regulation |
US7135903B2 (en) * | 2002-09-03 | 2006-11-14 | Rambus Inc. | Phase jumping locked loop circuit |
US6922091B2 (en) | 2002-09-03 | 2005-07-26 | Rambus Inc. | Locked loop circuit with clock hold function |
US7003686B2 (en) * | 2002-05-20 | 2006-02-21 | Hitachi Ltd. | Interface circuit |
KR100487653B1 (en) * | 2002-09-12 | 2005-05-03 | 삼성전자주식회사 | Delay-locked loop circuit with protection function |
US6774691B2 (en) | 2003-01-07 | 2004-08-10 | Infineon Technologies Ag | High resolution interleaved delay chain |
US8934597B2 (en) * | 2003-03-12 | 2015-01-13 | Infineon Technologies Ag | Multiple delay locked loop integration system and method |
KR100522431B1 (en) * | 2003-04-30 | 2005-10-20 | 주식회사 하이닉스반도체 | Semiconductor memory device for high speed data access with enhancement of refresh operation |
US7342985B1 (en) | 2003-06-24 | 2008-03-11 | Ami Semiconductor, Inc. | Delay locked loop with fixed angle de-skew, quick start and low jitter |
US7072355B2 (en) * | 2003-08-21 | 2006-07-04 | Rambus, Inc. | Periodic interface calibration for high speed communication |
US7185216B1 (en) * | 2003-09-04 | 2007-02-27 | Extreme Networks, Inc. | System for synchronizing first and second sections of data to opposing polarity edges of a clock |
US7158536B2 (en) * | 2004-01-28 | 2007-01-02 | Rambus Inc. | Adaptive-allocation of I/O bandwidth using a configurable interconnect topology |
US7400670B2 (en) | 2004-01-28 | 2008-07-15 | Rambus, Inc. | Periodic calibration for communication channels by drift tracking |
US7095789B2 (en) * | 2004-01-28 | 2006-08-22 | Rambus, Inc. | Communication channel calibration for drift conditions |
US8422568B2 (en) | 2004-01-28 | 2013-04-16 | Rambus Inc. | Communication channel calibration for drift conditions |
US6961862B2 (en) | 2004-03-17 | 2005-11-01 | Rambus, Inc. | Drift tracking feedback for communication channels |
US7978754B2 (en) * | 2004-05-28 | 2011-07-12 | Rambus Inc. | Communication channel calibration with nonvolatile parameter store for recovery |
US7516029B2 (en) * | 2004-06-09 | 2009-04-07 | Rambus, Inc. | Communication channel calibration using feedback |
US7535958B2 (en) * | 2004-06-14 | 2009-05-19 | Rambus, Inc. | Hybrid wired and wireless chip-to-chip communications |
US7489739B2 (en) * | 2004-09-17 | 2009-02-10 | Rambus, Inc. | Method and apparatus for data recovery |
US7061406B1 (en) | 2005-01-21 | 2006-06-13 | Rambus, Inc. | Low power, DC-balanced serial link transmitter |
US7088270B1 (en) * | 2005-01-21 | 2006-08-08 | Rambus, Inc. | Low power, DC-balanced serial link |
US7199728B2 (en) * | 2005-01-21 | 2007-04-03 | Rambus, Inc. | Communication system with low power, DC-balanced serial link |
US7236028B1 (en) | 2005-07-22 | 2007-06-26 | National Semiconductor Corporation | Adaptive frequency variable delay-locked loop |
KR100834400B1 (en) * | 2005-09-28 | 2008-06-04 | 주식회사 하이닉스반도체 | DLL for increasing frequency of DRAM and output driver of the DLL |
US7285996B2 (en) * | 2005-09-30 | 2007-10-23 | Slt Logic, Llc | Delay-locked loop |
KR100930415B1 (en) * | 2008-05-09 | 2009-12-08 | 주식회사 하이닉스반도체 | Clock control circuit and semiconductor memory device including same |
JP6079388B2 (en) * | 2013-04-03 | 2017-02-15 | 富士通株式会社 | Reception circuit and control method thereof |
US9613665B2 (en) * | 2014-03-06 | 2017-04-04 | Mediatek Inc. | Method for performing memory interface control of an electronic device, and associated apparatus |
US9930627B2 (en) * | 2015-06-29 | 2018-03-27 | Ciena Corporation | Metered interface |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5432823A (en) * | 1992-03-06 | 1995-07-11 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
US5448193A (en) * | 1992-11-05 | 1995-09-05 | At&T Corp. | Normalization of apparent propagation delay |
US5634043A (en) * | 1994-08-25 | 1997-05-27 | Intel Corporation | Microprocessor point-to-point communication |
US5744991A (en) * | 1995-10-16 | 1998-04-28 | Altera Corporation | System for distributing clocks using a delay lock loop in a programmable logic circuit |
US5748044A (en) * | 1996-10-11 | 1998-05-05 | Silicon Motion, Inc. | Dual VCO phase-locked loop |
US5952857A (en) * | 1997-10-20 | 1999-09-14 | Fujitsu Limited | Semiconductor integrated circuit achieving reliable data latching |
US5964880A (en) * | 1997-12-10 | 1999-10-12 | Intel Corporation | Circuit interface synchronization using slave variable delay loop |
US5987576A (en) * | 1997-02-27 | 1999-11-16 | Hewlett-Packard Company | Method and apparatus for generating and distributing clock signals with minimal skew |
US6108794A (en) * | 1998-02-24 | 2000-08-22 | Agilent Technologies | Signal comparison system and method for improving data analysis by determining transitions of a data signal with respect to a clock signal |
US6140854A (en) * | 1999-01-25 | 2000-10-31 | Motorola, Inc. | System with DLL |
US6198649B1 (en) * | 1998-12-22 | 2001-03-06 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6229363B1 (en) * | 1998-05-06 | 2001-05-08 | Fujitsu Limited | Semiconductor device |
US6335952B1 (en) * | 1998-07-24 | 2002-01-01 | Gct Semiconductor, Inc. | Single chip CMOS transmitter/receiver |
US6397042B1 (en) * | 1998-03-06 | 2002-05-28 | Texas Instruments Incorporated | Self test of an electronic device |
US6418537B1 (en) * | 1997-12-07 | 2002-07-09 | Conexant Systems, Inc. | Accurate timing calibration for each of multiple high-speed clocked receivers using a single DLL |
US6469555B1 (en) * | 2000-08-18 | 2002-10-22 | Rambus, Inc | Apparatus and method for generating multiple clock signals from a single loop circuit |
US6594094B2 (en) * | 2000-04-05 | 2003-07-15 | Infineon Technologies North America Corp. | Read/write channel |
US6765976B1 (en) * | 2000-03-29 | 2004-07-20 | G-Link Technology | Delay-locked loop for differential clock signals |
-
2000
- 2000-08-18 US US09/642,484 patent/US6469555B1/en not_active Expired - Lifetime
-
2002
- 2002-05-29 US US10/158,505 patent/US6731148B2/en not_active Expired - Lifetime
-
2004
- 2004-03-22 US US10/807,003 patent/US6954095B2/en not_active Expired - Lifetime
-
2005
- 2005-07-29 US US11/192,584 patent/US20050265117A1/en not_active Abandoned
Patent Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5432823A (en) * | 1992-03-06 | 1995-07-11 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
US5448193A (en) * | 1992-11-05 | 1995-09-05 | At&T Corp. | Normalization of apparent propagation delay |
US5634043A (en) * | 1994-08-25 | 1997-05-27 | Intel Corporation | Microprocessor point-to-point communication |
US5744991A (en) * | 1995-10-16 | 1998-04-28 | Altera Corporation | System for distributing clocks using a delay lock loop in a programmable logic circuit |
US5748044A (en) * | 1996-10-11 | 1998-05-05 | Silicon Motion, Inc. | Dual VCO phase-locked loop |
US5987576A (en) * | 1997-02-27 | 1999-11-16 | Hewlett-Packard Company | Method and apparatus for generating and distributing clock signals with minimal skew |
US5952857A (en) * | 1997-10-20 | 1999-09-14 | Fujitsu Limited | Semiconductor integrated circuit achieving reliable data latching |
US6418537B1 (en) * | 1997-12-07 | 2002-07-09 | Conexant Systems, Inc. | Accurate timing calibration for each of multiple high-speed clocked receivers using a single DLL |
US5964880A (en) * | 1997-12-10 | 1999-10-12 | Intel Corporation | Circuit interface synchronization using slave variable delay loop |
US6108794A (en) * | 1998-02-24 | 2000-08-22 | Agilent Technologies | Signal comparison system and method for improving data analysis by determining transitions of a data signal with respect to a clock signal |
US6397042B1 (en) * | 1998-03-06 | 2002-05-28 | Texas Instruments Incorporated | Self test of an electronic device |
US6229363B1 (en) * | 1998-05-06 | 2001-05-08 | Fujitsu Limited | Semiconductor device |
US6335952B1 (en) * | 1998-07-24 | 2002-01-01 | Gct Semiconductor, Inc. | Single chip CMOS transmitter/receiver |
US6198649B1 (en) * | 1998-12-22 | 2001-03-06 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6294938B1 (en) * | 1999-01-25 | 2001-09-25 | Motorola, Inc. | System with DLL |
US6140854A (en) * | 1999-01-25 | 2000-10-31 | Motorola, Inc. | System with DLL |
US6765976B1 (en) * | 2000-03-29 | 2004-07-20 | G-Link Technology | Delay-locked loop for differential clock signals |
US6594094B2 (en) * | 2000-04-05 | 2003-07-15 | Infineon Technologies North America Corp. | Read/write channel |
US6469555B1 (en) * | 2000-08-18 | 2002-10-22 | Rambus, Inc | Apparatus and method for generating multiple clock signals from a single loop circuit |
US6731148B2 (en) * | 2000-08-18 | 2004-05-04 | Rambus, Inc. | Apparatus and method for generating clock signals |
US6954095B2 (en) * | 2000-08-18 | 2005-10-11 | Rambus Inc. | Apparatus and method for generating clock signals |
Also Published As
Publication number | Publication date |
---|---|
US6954095B2 (en) | 2005-10-11 |
US6731148B2 (en) | 2004-05-04 |
US20040174195A1 (en) | 2004-09-09 |
US6469555B1 (en) | 2002-10-22 |
US20020140473A1 (en) | 2002-10-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6469555B1 (en) | Apparatus and method for generating multiple clock signals from a single loop circuit | |
US6530006B1 (en) | System and method for providing reliable transmission in a buffered memory system | |
US5432823A (en) | Method and circuitry for minimizing clock-data skew in a bus system | |
US7970089B2 (en) | Apparatus for data recovery in a synchronous chip-to-chip system | |
US7280417B2 (en) | System and method for capturing data signals using a data strobe signal | |
US5796673A (en) | Delay locked loop implementation in a synchronous dynamic random access memory | |
US7975162B2 (en) | Apparatus for aligning input data in semiconductor memory device | |
US8159887B2 (en) | Clock synchronization in a memory system | |
US6279090B1 (en) | Method and apparatus for resynchronizing a plurality of clock signals used in latching respective digital signals applied to a packetized memory device | |
US20050185498A1 (en) | Timing calibration pattern for SLDRAM | |
JP2000187522A (en) | Circuit and method for data clock waiting time compensation for ddr timing | |
US20050005056A1 (en) | Method and apparatus for controlling a read valid window of a synchronous memory device | |
US6504790B1 (en) | Configurable DDR write-channel phase advance and delay capability | |
KR100319503B1 (en) | Semiconductor memory | |
US6178206B1 (en) | Method and apparatus for source synchronous data transfer | |
US20020087911A1 (en) | Source synchronous bus | |
KR100624261B1 (en) | Data input apparatus of DDR SDRAM and method of inputting data in a DDR SDRAM | |
US6346830B1 (en) | Data input/output circuit and interface system using the same | |
US7016256B2 (en) | Data input unit of synchronous semiconductor memory device, and data input method using the same | |
US6577175B2 (en) | Method for generating internal clock of semiconductor memory device and circuit thereof | |
EP0953982B1 (en) | Input circuit | |
KR100280136B1 (en) | Semiconductor memory device | |
US8037338B2 (en) | Data interface method and apparatus | |
KR100408753B1 (en) | Equalizing receiver with data-to-clock skew cancellation | |
US20060209619A1 (en) | Data input circuit of synchronous semiconductor memory device using data sampling method for changing DQS domain to clock domain |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RAMBUS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LAU, BENEDICT;SIDIROPOULOS, STEFANOS;REEL/FRAME:016832/0191;SIGNING DATES FROM 20000814 TO 20000815 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |