US20050269294A1 - Etching method - Google Patents

Etching method Download PDF

Info

Publication number
US20050269294A1
US20050269294A1 US11/147,197 US14719705A US2005269294A1 US 20050269294 A1 US20050269294 A1 US 20050269294A1 US 14719705 A US14719705 A US 14719705A US 2005269294 A1 US2005269294 A1 US 2005269294A1
Authority
US
United States
Prior art keywords
etching
gas
film
cleaning
plasma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/147,197
Inventor
Yoshiki Igarashi
Wakako Naito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2004170361A external-priority patent/JP4749683B2/en
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to US11/147,197 priority Critical patent/US20050269294A1/en
Assigned to TOKYO ELECTRON LIMITED reassignment TOKYO ELECTRON LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: IGARASHI, YOSHIKI, NAITO, WAKAKO
Publication of US20050269294A1 publication Critical patent/US20050269294A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B08CLEANING
    • B08BCLEANING IN GENERAL; PREVENTION OF FOULING IN GENERAL
    • B08B7/00Cleaning by methods not provided for in a single other subclass or a single group in this subclass
    • B08B7/0035Cleaning by methods not provided for in a single other subclass or a single group in this subclass by radiant energy, e.g. UV, laser, light beam or the like
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604Deposition from a gas or vapour
    • H01L21/31608Deposition of SiO2
    • H01L21/31612Deposition of SiO2 on a silicon body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/318Inorganic layers composed of nitrides
    • H01L21/3185Inorganic layers composed of nitrides of siliconnitrides

Definitions

  • the present invention relates to an etching method for etching on a substrate, e.g., a semiconductor substrate or the like, by performing a plasma processing.
  • etching process conditions depend on the type of film being etched.
  • conventional etching demands that each layer be etched in a different processing vessel (chamber).
  • this method requires handling of the substrate to different processing vessels, multiple processing vessels need to be provided. Further, the overall system size becomes large, and an improvement of throughput is hard to achieve.
  • an all-in-one etching processing which allows etchings of different layers to be performed in one processing vessel, without using multiple single-purpose processing vessels (e.g., reference 1).
  • the above all-in-one etching system offers advantages in that the overall size of the apparatus becomes smaller and the system's throughput is improved.
  • the vessel is subjected to multiple etching conditions.
  • the conditions of an etching processing affect successive etchings performed in the vessel due to the memory effect in the vessel.
  • successive etching characteristics are affected and modified by earlier etchings performed in the vessel, as compared to cases where etchings with different process conditions are performed individually in multiple single-purpose vessels.
  • the present invention has been made under such a background. It is, therefore, an object of the present invention to provide an etching method capable of preventing etching characteristics from being affected due to a memory effect, while offering the advantages of an all-in-one etching.
  • an etching method for sequentially performing multiple etchings in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed, without unloading the substrate to be processed from the vessel, wherein, between the etchings, a cleaning processing for removing deposits from the processing vessel by using a plasma of a cleaning gas is performed.
  • an etching method for sequentially performing multiple etchings by using a patterned mask film as a mask in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed in an order of a first insulating film and a second insulating film from a top, without unloading the substrate to be processed from the vessel, the method including the steps of: performing a first etching of the first insulating film by using a plasma of a first etching gas; performing a cleaning processing for removing deposits from the processing vessel by using a plasma of a cleaning gas after the first etching; and performing a second etching of the second insulating film by using a plasma of a second etching gas after the cleaning,
  • FIG. 1 offers a schematic cross sectional view of a plasma processing apparatus for etching in accordance with the present invention
  • FIGS. 3A to 3 C show schematic diagrams showing the progressive status of a chamber and a semiconductor wafer as etching is performed in accordance with a second embodiment of the present invention
  • FIG. 3A shows the status before first etching step
  • FIG. 3B shows the status after first etching step
  • FIG. 3C shows the status after second etching step
  • FIG. 4 shows a graph representing etched amount of a semiconductor wafer in accordance with a first example
  • FIG. 5 shows a graph representing etched amount of a semiconductor wafer for reference
  • FIG. 7 shows a graph representing the relationship between the amount of etched resist and the cleaning time as pressure is varied
  • FIG. 8 shows a graph representing the relationship between the amount of etched resist and the cleaning time as flow rate of N 2 is varied
  • FIG. 9 shows a graph representing the relationship between the amount of etched resist and the cleaning time as flow rate of O 2 is varied.
  • the plasma processing apparatus 1 has a cylindrical chamber 2 made of aluminum whose surface is alumite treated (anodically oxidized), wherein the chamber 2 is grounded.
  • a cylindrical susceptor support 4 for mounting thereon an object to be processed, e.g., a semiconductor wafer (hereinafter, referred to as ‘wafer’), through an insulating plate 3 such as a ceramic or the like; and a susceptor 5 forming a lower electrode is installed on the susceptor support 4 .
  • a high pass filter (HPF) 6 is connected to the susceptor 5 .
  • a coolant chamber 7 into which coolant, e.g., liquid nitrogen or the like, is introduced to circulate therein through a coolant introducing line 8 ; and cold heat thereof is thermally transferred to the wafer W through the susceptor 5 , to thereby set the surface temperature of the wafer W at a desired level.
  • coolant e.g., liquid nitrogen or the like
  • the susceptor 5 has a circular plate shape with a protrusion in an upper central portion, on which an electrostatic chuck 11 having a substantially same shape to the wafer W is installed.
  • the electrostatic chuck 11 has an electrode 12 intervened between insulating materials; and a DC voltage of, e.g., 1.5 kV, is applied to the electrostatic chuck 11 from a DC power supply 13 connected to the electrode 12 , to thereby electrostatically adsorb the wafer W by, e.g., Columbic force.
  • an upper electrode 21 is installed to face the susceptor 5 in parallel.
  • the upper electrode 21 is supported at an upper portion of the chamber 2 via an insulating member 22 to face the susceptor 5 .
  • the electrode 21 is composed of an electrode plate 24 and an electrode support 25 .
  • the electrode plate 24 has multiple injection holes 23 and is made of, e.g., silicon, SiC or amorphous carbon.
  • the electrode support 25 is made of conductive material, e.g., aluminum whose surface is alumite-treated, for supporting the electrode plate 24 .
  • the susceptor 5 and the upper electrode 21 are set apart by, e.g., about 10 ⁇ 60 mm. Still further, as for the electrode plate 24 , it is preferable to use a silicon that is capable of scavenging as for the aforementioned materials.
  • the processing gas supply system is formed of a C 5 F 8 /Ar/O 2 supply source 52 as a first etching gas supply unit; a CH 2 F 2 /Ar/O 2 supply source 53 as a second etching gas supply unit; and an N 2 /O 2 supply source 54 as a cleaning gas supply unit, all of which are connected to valves 30 and mass flow controllers (MFC) 29 , respectively.
  • MFC mass flow controllers
  • CHF based gas e.g., CH 2 F 2 containing gas or the like
  • O 2 is preferably added as well.
  • a rare gas species such as Ar, He and the like, or N 2 may be added.
  • a gaseous mixture of CH 2 F 2 , Ar and O 2 can be used.
  • the chamber is connected to a gas exhaust line 31 , to which a gas exhaust unit 35 is connected.
  • the gas exhaust unit 35 has a vacuum pump such as a turbo molecular pump or the like, to vacuum-exhaust the inside of the chamber 2 until it reaches a predetermined depressurized level, e.g., 1 Pa or less.
  • a gate valve 32 at a sidewall of the chamber 2 , there is provided a gate valve 32 ; and the wafer W is allowed to be transferred to a neighboring load-lock chamber (not shown) while the gate valve 32 is opened.
  • a second high frequency power supply 50 is connected to the susceptor 5 as a lower electrode, and a matching unit 51 is installed in a feeder line thereof.
  • the second high frequency power supply 50 has a frequency in the range of 1 ⁇ 4 MHz. By applying such a range of frequency, it is possible to apply a proper ionic action to the wafer W as an object to be processed without damaging it. It is preferable that a frequency of the second high frequency power supply 50 is in the range of 1 ⁇ 3 MHz, and typically, it is set at 2 MHz or so.
  • the wafer W as an object to be processed is loaded into the chamber 2 from the load-lock chamber (not shown) to be mounted on the electrostatic chuck 11 , after the gate valve 32 is opened. Further, a DC voltage is applied from the DC power supply 13 to electrostatically adsorb the wafer W on the electrostatic chuck 11 . Subsequently, the gate valve 32 is closed, and the inside of the chamber 2 is vacuum-exhausted at a predetermined vacuum level by the gas exhaust unit 35 .
  • a processing gas e.g., a gaseous mixture of C 5 F 8 , Ar and O 2 (Ar and O 2 are for dilution)
  • a processing gas e.g., a gaseous mixture of C 5 F 8 , Ar and O 2 (Ar and O 2 are for dilution)
  • a processing gas e.g., a gaseous mixture of C 5 F 8 , Ar and O 2 (Ar and O 2 are for dilution
  • the pressure of the chamber 2 is maintained at a predetermined level. In this case, it is preferable that the pressure is 1.06 ⁇ 13.3 Pa.
  • a high frequency power of 50 ⁇ 150 MHz, e.g., 60 MHz, is applied to the upper electrode 21 from the first high frequency power supply 40 . Accordingly, a high frequency electric field is generated between the upper electrode 21 and the susceptor 5 as a lower electrode, and thus, the processing gas is dissociated to form a plasma.
  • a high frequency power of 1 ⁇ 4 MHz, e.g., 2 MHz, is applied to the susceptor 5 as a lower electrode from the second high frequency power supply 50 . Accordingly, ions in the plasma are attracted towards the susceptor 5 , and as a result, a high etching anisotropy is achieved due to ion-assist.
  • cleaning gas instead of etching gas turns into a plasma in the plasma processing apparatus 1 , and this is preferable.
  • a plasma processing may be performed in such a manner that the valve 30 connected to the N 2 /O 2 supply source 54 is opened; and an N 2 /O 2 as a cleaning gas is introduced into the hollow portion of the upper electrode 21 through the processing gas supply line 27 and the gas inlet port 26 while the flow rate thereof is adjusted by the mass flow controller 29 , and thus, it being uniformly supplied towards the wafer W through the injection holes 23 of the electrode plate 24 , as indicated by arrows shown in FIG. 1 .
  • the gap between the susceptor 5 and the upper electrode 21 is set large (e.g., about 60 mm), as compared to the gap during etching, in order to avoid any effects on the wafer W.
  • the cleaning gas may be a gas containing at least O 2 gas (i.e., an O 2 containing gas).
  • O 2 gas i.e., an O 2 containing gas
  • the O 2 containing gases it is most preferable that the gaseous mixture of O 2 gas and N 2 gas is employed.
  • a first film as an etching target is a silicon oxide film such as SiO 2 or the like
  • the etching is commonly performed by using a halogen containing gas such as C 4 F 8 , C 5 F 8 or the like, so that a halogen compound is deposited in the chamber.
  • a halogen containing gas such as C 4 F 8 , C 5 F 8 or the like
  • the endpoint of cleaning may be detected by, e.g., a plasma emission monitor (not shown). Since fluorine has a peak intensity at 703.8 nm, the cleaning may be performed until the wavelength of fluorine is not detected while being continuously monitored.
  • FIGS. 2A to 2 C present views schematically showing cross sectional status of the chamber 2 and the substrate to be processed in the etching processing.
  • FIGS. 2A to 2 C correspond to a case where a film to be etched is an insulating film made of an inorganic material, wherein, on substrate 61 forming the wafer W, stacked from the top surface are: a photosensitive resist film 64 , a silicon oxide film 63 as a first film to be etched, and a silicon nitride film 62 as a second film.
  • the insulating film as an etching target layer may be a silicon oxide film, e.g., SiO 2 or the like, or a silicon nitride film such as SiN or the like.
  • the mask film is the photosensitive resist film 64 made of an organic material, but it may be a hard mask made of an inorganic material.
  • the photosensitive resist film 64 As described in FIG. 2A , the photosensitive resist film 64 , as the outermost layer, is exposed and developed to have a predetermined pattern. In a first etching, the silicon oxide film 63 is etched by using the photosensitive resist film 64 as a mask.
  • the deposits 70 remain on the inner wall surface of the chamber 2 , as shown in FIG. 2B . If a second etching processing is performed in such a state where the deposits 70 are formed in the chamber 2 as above, the conditions of the second etching processing is affected and therefore changed due to a memory effect, and thus it is difficult to achieve a satisfactory etching. For the same reason, cleaning is performed to remove the deposits 70 . By removing the deposits 70 from the chamber by performing the cleaning, this memory effect can be reduced.
  • a second etching processing is performed.
  • the silicon nitride film 62 is etched by using the photosensitive resist film 64 and the silicon oxide film 63 as a mask.
  • the silicon oxide film 63 of the first film as well as the photosensitive resist film 64 can serve as a mask film.
  • Etching of the silicon nitride film 62 may be performed under a stable condition, without being affected by the deposits 70 , since the deposits 70 produced by the etching of the silicon oxide film 63 have been removed from the chamber by performing the cleaning procedure.
  • FIGS. 3A to 3 C show cross sectional configurations of the substrate to be processed in the etching processings, in accordance with a second embodiment of the present invention.
  • a film to be etched is composed of a silicon oxide film (made of an inorganic material) and an organic film.
  • a second etching processing is performed.
  • the organic film 65 is etched by using the photosensitive resist film 67 and the etched silicon oxide film 66 as a mask.
  • the silicon oxide film 66 of the first film as well as the photosensitive resist film 67 can serve as a mask film.
  • the second film is an organic film
  • a gaseous mixture of N 2 and H 2 an NH 3 gas, a gaseous mixture of N 2 and O 2 , or the like may be used as etching gas.
  • the etching of the organic film 65 can be performed under a stable condition, without being affected by the deposits 70 , since the deposits 70 produced by the etching of the silicon oxide film 66 have been removed from the chamber by performing the earlier cleaning.
  • FIGS. 2 A ⁇ 2 C and 3 A ⁇ 3 C it is illustrated a case where an etching target layer as an object to be etched is two-layered. However, even if the etching target layer is composed of three-layers or more, the same effect may be obtained by performing a cleaning processing in the processing vessel after each etching, and then etching in the vessel, in the same manner.
  • an etching processing was performed on a wafer W of silicon substrate, on which, following layers are stacked from the top: a mask film (a photosensitive resist film); an SiO 2 film (a thermal oxide film; 300 nm) as first film to be etched; and an SiN film (a plasma Si 3 N 4 film; 50 nm) as second film.
  • a mask film a photosensitive resist film
  • SiO 2 film a thermal oxide film; 300 nm
  • SiN film a plasma Si 3 N 4 film
  • the gap between the susceptor 5 and the upper electrode 21 is set large so as to have minimal effects on the wafer W.
  • the endpoint of the cleaning was detected by a plasma emission monitor.
  • second etching processing was carried out in the same chamber.
  • FIG. 4 The state of the wafer W after etching is shown in FIG. 4 .
  • the vertical axis in FIG. 4 is etched amount; and the horizontal axis is distances from the center (zero scale) of the wafer W to each of end portions in X and Y directions.
  • the state of the wafer W is shown in FIG. 5 when the second etching was performed in a different chamber from the first etching.
  • a cleaning procedure was performed under the same conditions as in Example 1, except that pressure is changed in the range of 10 ⁇ 200 mTorr.
  • the results are shown in FIG. 7 . If the pressure is in the range of 50 ⁇ 200 mTorr, the chamber cleaning time is short, and also the resist etching rate is low. Therefore, the amount of resist etched during the cleaning procedure is small and satisfactory. This result can be obtained stably in the pressure range of 100 ⁇ 200 mTorr, specifically. Accordingly, the above range is found to be most preferable.
  • a cleaning procedure was performed under the same conditions as in Example 1, except that flow rate of O 2 is fixed at 10 mL/min and that of N 2 is changed in the range of 50 ⁇ 400 mL/min. The results are shown in FIG. 8 .
  • a cleaning processing was performed under the same conditions as in Example 1, except that flow rate of N 2 is fixed at 100 mL/min and that of O 2 is changed in the range of 5 ⁇ 15 mL/min. The results are shown in FIG. 9 .
  • Example 3 wherein the fractions of O 2 are 4.8% and 2.4%
  • FIG. 9 wherein the fraction of O 2 is 4.8%
  • the chamber cleaning time is shortened and the amounts of etched resist are small and satisfactory. The reason is believed that since the total amount of gas to be supplied is large, the cleaning gas is efficiently diffused over the whole inner wall of the chamber, onto which deposits build up, and reaction products from the wall surface are efficiently exhausted.
  • a preferred O 2 ratio is about 5 ⁇ 15% (preferably, about 9 ⁇ 15%) and a flow rate of total gas is about 200 ⁇ 400 mL/min in the cleaning processing.
  • etching method of the present invention it is possible to avoid changes in etching characteristics due to a memory effect while maintaining the benefits of all-in-one etching.
  • the etching method in accordance with the present invention may be employed in the fabrication of semiconductor devices.

Abstract

In an etching method, multiple etchings are sequentially performed in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed, without unloading the substrate to be processed from the vessel. Between the etchings, a cleaning processing for removing deposits from the processing vessel by using a plasma of a cleaning gas is performed. The cleaning gas is O2 containing gas, and preferably, a gaseous mixture of O2 and N2 gas. Further, the cleaning processing is performed under conditions of 50˜200 mTorr in the processing vessel; 5˜15 mL/min of O2 flow rate; and 100˜400 mL/min of N2 flow rate. The method prevents etching characteristics from being affected due to a memory effect, while offering the advantages of an all-in-one etching.

Description

    FIELD OF THE INVENTION
  • The present invention relates to an etching method for etching on a substrate, e.g., a semiconductor substrate or the like, by performing a plasma processing.
  • BACKGROUND OF THE INVENTION
  • When etching a laminated film of an SiN film, SiO2 film, SiLK film and the like, which is formed on a substrate, e.g., a semiconductor substrate or the like, etching process conditions depend on the type of film being etched. Hence, to perform etching of different layers, conventional etching demands that each layer be etched in a different processing vessel (chamber). However, since this method requires handling of the substrate to different processing vessels, multiple processing vessels need to be provided. Further, the overall system size becomes large, and an improvement of throughput is hard to achieve. To overcome the disadvantages, there has been proposed an all-in-one etching processing which allows etchings of different layers to be performed in one processing vessel, without using multiple single-purpose processing vessels (e.g., reference 1).
  • Reference 1: Japanese Patent Laid-open Application No. 2003-309107 (claim 2 and the like)
  • The above all-in-one etching system offers advantages in that the overall size of the apparatus becomes smaller and the system's throughput is improved. However, since etchings with different process conditions are repeatedly performed in one processing vessel, the vessel is subjected to multiple etching conditions. As a result, the conditions of an etching processing affect successive etchings performed in the vessel due to the memory effect in the vessel. Ultimately, successive etching characteristics are affected and modified by earlier etchings performed in the vessel, as compared to cases where etchings with different process conditions are performed individually in multiple single-purpose vessels.
  • SUMMARY OF THE INVENTION
  • The present invention has been made under such a background. It is, therefore, an object of the present invention to provide an etching method capable of preventing etching characteristics from being affected due to a memory effect, while offering the advantages of an all-in-one etching.
  • In accordance with a preferred embodiment of the present invention, there is provided an etching method for sequentially performing multiple etchings in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed, without unloading the substrate to be processed from the vessel, wherein, between the etchings, a cleaning processing for removing deposits from the processing vessel by using a plasma of a cleaning gas is performed.
  • In accordance with another preferred embodiment of the present invention, there is provided an etching method for sequentially performing multiple etchings in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed in an order of a first film and a second film from a top, without unloading the substrate to be processed from the vessel, the method including the steps of: performing a first etching of the first film by using a plasma of a first etching gas; performing a cleaning processing for removing deposits from the processing vessel by using plasma of a cleaning gas after the first etching; and performing a second etching of the second film by using a plasma of a second etching gas after the cleaning.
  • In accordance with still another preferred embodiment of the present invention, there is provided an etching method for sequentially performing multiple etchings by using a patterned mask film as a mask in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed in an order of a first insulating film and a second insulating film from a top, without unloading the substrate to be processed from the vessel, the method including the steps of: performing a first etching of the first insulating film by using a plasma of a first etching gas; performing a cleaning processing for removing deposits from the processing vessel by using a plasma of a cleaning gas after the first etching; and performing a second etching of the second insulating film by using a plasma of a second etching gas after the cleaning,
      • wherein, in the first and the second etchings, bias powers are applied to the substrate to be processed; and, in the cleaning processing, a bias power is not applied to the substrate to be processed.
    BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawings, in which:
  • FIG. 1 offers a schematic cross sectional view of a plasma processing apparatus for etching in accordance with the present invention;
  • FIGS. 2A to 2C show schematic diagrams showing the progressive status of a chamber and a semiconductor wafer as etching is performed in accordance with a first embodiment of the present invention; FIG. 2A shows the status before first etching step; FIG. 2B shows the status after first etching step; and FIG. 2C shows the status after second etching step;
  • FIGS. 3A to 3C show schematic diagrams showing the progressive status of a chamber and a semiconductor wafer as etching is performed in accordance with a second embodiment of the present invention; FIG. 3A shows the status before first etching step; FIG. 3B shows the status after first etching step; and FIG. 3C shows the status after second etching step;
  • FIG. 4 shows a graph representing etched amount of a semiconductor wafer in accordance with a first example;
  • FIG. 5 shows a graph representing etched amount of a semiconductor wafer for reference;
  • FIG. 6 shows a graph representing etched amount of a semiconductor wafer for comparison;
  • FIG. 7 shows a graph representing the relationship between the amount of etched resist and the cleaning time as pressure is varied;
  • FIG. 8 shows a graph representing the relationship between the amount of etched resist and the cleaning time as flow rate of N2 is varied, and
  • FIG. 9 shows a graph representing the relationship between the amount of etched resist and the cleaning time as flow rate of O2 is varied.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
  • FIG. 1 is a cross sectional view showing schematically a preferred plasma processing apparatus for carrying out the method of the present invention. The plasma processing apparatus 1 is configured as a capacitively coupled parallel plate type plasma processing apparatus, wherein upper and lower electrode plates face each other in parallel, and a power supply for producing a plasma is connected to one of the electrodes.
  • The plasma processing apparatus 1 has a cylindrical chamber 2 made of aluminum whose surface is alumite treated (anodically oxidized), wherein the chamber 2 is grounded. In a bottom portion of the chamber 2, there is provided an approximately cylindrical susceptor support 4 for mounting thereon an object to be processed, e.g., a semiconductor wafer (hereinafter, referred to as ‘wafer’), through an insulating plate 3 such as a ceramic or the like; and a susceptor 5 forming a lower electrode is installed on the susceptor support 4. A high pass filter (HPF) 6 is connected to the susceptor 5.
  • Inside the susceptor support 4, there is provided a coolant chamber 7, into which coolant, e.g., liquid nitrogen or the like, is introduced to circulate therein through a coolant introducing line 8; and cold heat thereof is thermally transferred to the wafer W through the susceptor 5, to thereby set the surface temperature of the wafer W at a desired level.
  • The susceptor 5 has a circular plate shape with a protrusion in an upper central portion, on which an electrostatic chuck 11 having a substantially same shape to the wafer W is installed. The electrostatic chuck 11 has an electrode 12 intervened between insulating materials; and a DC voltage of, e.g., 1.5 kV, is applied to the electrostatic chuck 11 from a DC power supply 13 connected to the electrode 12, to thereby electrostatically adsorb the wafer W by, e.g., Columbic force.
  • Further, a gas channel 14 runs through the insulating plate 3, susceptor support 4, susceptor 5 and electrostatic chuck 11, to thereby supply a heat transfer medium, e.g., He gas or the like, to the rear surface of the wafer W as an object to be processed; and cold heat of the susceptor 5 is transferred to the wafer W through the heat transfer medium to maintain the wafer W at a predetermined temperature.
  • At an upper peripheral portion of the susceptor 5, an annular focus ring 15 is disposed to surround the wafer W mounted on the electrostatic chuck 11. The focus ring 15 is made of conductive material such as silicon or the like, and the focus ring improves etching uniformity.
  • Above the susceptor 15, an upper electrode 21 is installed to face the susceptor 5 in parallel. The upper electrode 21 is supported at an upper portion of the chamber 2 via an insulating member 22 to face the susceptor 5. The electrode 21 is composed of an electrode plate 24 and an electrode support 25. The electrode plate 24 has multiple injection holes 23 and is made of, e.g., silicon, SiC or amorphous carbon. The electrode support 25 is made of conductive material, e.g., aluminum whose surface is alumite-treated, for supporting the electrode plate 24. Further, the susceptor 5 and the upper electrode 21 are set apart by, e.g., about 10˜60 mm. Still further, as for the electrode plate 24, it is preferable to use a silicon that is capable of scavenging as for the aforementioned materials.
  • At the center of the electrode support 25 in the upper electrode 21, there is provided a gas inlet port 26, to which a gas supply line 27 is connected. Further, the gas supply line 27 is connected to a processing gas supply system through a valve 28. In the present embodiment, the processing gas supply system is formed of a C5F8/Ar/O2 supply source 52 as a first etching gas supply unit; a CH2F2/Ar/O2 supply source 53 as a second etching gas supply unit; and an N2/O2 supply source 54 as a cleaning gas supply unit, all of which are connected to valves 30 and mass flow controllers (MFC) 29, respectively.
  • As for etching gas, various gases that have been conventionally used for etching can be used. A gas with halogen, e.g., a CF based gas (flouorocarbon gas: CxFy), can be properly used. If wafer W has an SiN film and then an SiO2 film thereon and etching is performed on the SiO2 film, it is preferable to use a processing gas containing C4F8 or C5F8. If C5F8 is used, O2 is preferably added. In that case, it is preferable that the partial pressure of C5F8 is in the range of 0.5˜2 mTorr, and its ratio, i.e., O2/C5F8, is in the range of ⅝˜⅞. If a processing gas contains C4F8 or otherwise C5F8 and O2, a rare gas species such as Ar, He and the like, or N2 may be added. Further, other CF based gas (CxFy) or CHF based gas (hydrofluorocarbon: CpHqFr) can be added.
  • Further, if etching is performed on the SiN film, it is preferable that CHF based gas, e.g., CH2F2 containing gas or the like, is used. In this case, O2 is preferably added as well. Additionally, a rare gas species such as Ar, He and the like, or N2 may be added. As for a preferred example of CHF based gas, a gaseous mixture of CH2F2, Ar and O2 can be used.
  • At the bottom portion of the chamber 2, the chamber is connected to a gas exhaust line 31, to which a gas exhaust unit 35 is connected. The gas exhaust unit 35 has a vacuum pump such as a turbo molecular pump or the like, to vacuum-exhaust the inside of the chamber 2 until it reaches a predetermined depressurized level, e.g., 1 Pa or less. Further, at a sidewall of the chamber 2, there is provided a gate valve 32; and the wafer W is allowed to be transferred to a neighboring load-lock chamber (not shown) while the gate valve 32 is opened.
  • A first high frequency power supply 40 is connected to the upper electrode 21, and a matching unit 41 is installed in a feeder line thereof. Further, a low pass filter (LPF) 42 is connected to the upper electrode 21. The first high frequency power supply 40 has a frequency in the range of 50˜150 MHz. By applying such a high frequency, it is possible to generate a high-density plasma in a preferred dissociation state in the chamber 2, and thus a plasma processing may be performed at low pressure. It is preferable that the frequency of the first high frequency power supply 40 is in the range of 50˜80 MHz, and typically, it is set at 60 MHz or so.
  • A second high frequency power supply 50 is connected to the susceptor 5 as a lower electrode, and a matching unit 51 is installed in a feeder line thereof. The second high frequency power supply 50 has a frequency in the range of 1˜4 MHz. By applying such a range of frequency, it is possible to apply a proper ionic action to the wafer W as an object to be processed without damaging it. It is preferable that a frequency of the second high frequency power supply 50 is in the range of 1˜3 MHz, and typically, it is set at 2 MHz or so.
  • Next, etching such as an oxide film formed on the wafer W, in the plasma processing apparatus 1 as configured above is discussed. First, the wafer W as an object to be processed is loaded into the chamber 2 from the load-lock chamber (not shown) to be mounted on the electrostatic chuck 11, after the gate valve 32 is opened. Further, a DC voltage is applied from the DC power supply 13 to electrostatically adsorb the wafer W on the electrostatic chuck 11. Subsequently, the gate valve 32 is closed, and the inside of the chamber 2 is vacuum-exhausted at a predetermined vacuum level by the gas exhaust unit 35.
  • Thereafter, the valve 28 is opened, so that a processing gas, e.g., a gaseous mixture of C5F8, Ar and O2 (Ar and O2 are for dilution), is introduced from the processing gas supply unit into a hollow portion of the upper electrode 21 through the processing gas supply line 27 and the gas inlet port 26, while a flow rate thereof is adjusted by the mass flow controller 29; and it is uniformly supplied through the injection holes 23 of the electrode plate 24 towards the wafer W, as indicated by arrows shown in FIG. 1.
  • Further, the pressure of the chamber 2 is maintained at a predetermined level. In this case, it is preferable that the pressure is 1.06˜13.3 Pa. After that, a high frequency power of 50˜150 MHz, e.g., 60 MHz, is applied to the upper electrode 21 from the first high frequency power supply 40. Accordingly, a high frequency electric field is generated between the upper electrode 21 and the susceptor 5 as a lower electrode, and thus, the processing gas is dissociated to form a plasma.
  • Meanwhile, a high frequency power of 1˜4 MHz, e.g., 2 MHz, is applied to the susceptor 5 as a lower electrode from the second high frequency power supply 50. Accordingly, ions in the plasma are attracted towards the susceptor 5, and as a result, a high etching anisotropy is achieved due to ion-assist.
  • In the cleaning procedure, cleaning gas instead of etching gas turns into a plasma in the plasma processing apparatus 1, and this is preferable. For example, a plasma processing may be performed in such a manner that the valve 30 connected to the N2/O2 supply source 54 is opened; and an N2/O2 as a cleaning gas is introduced into the hollow portion of the upper electrode 21 through the processing gas supply line 27 and the gas inlet port 26 while the flow rate thereof is adjusted by the mass flow controller 29, and thus, it being uniformly supplied towards the wafer W through the injection holes 23 of the electrode plate 24, as indicated by arrows shown in FIG. 1.
  • Hereinafter, the process conditions of the cleaning procedure will be discussed. The cleaning procedure is performed under a zero bias condition where a high frequency power is not supplied from the second high frequency power supply 50 to the susceptor 5 as a lower electrode, and a bias power is not applied to the wafer W. By performing the cleaning procedure under a zero bias condition, it is possible to keep any effects on a mask film or a base film to a minimum, and to perform the cleaning without affecting the wafer W.
  • Further, when performing the cleaning procedure, it is preferable that the gap between the susceptor 5 and the upper electrode 21 is set large (e.g., about 60 mm), as compared to the gap during etching, in order to avoid any effects on the wafer W.
  • Preferably, the cleaning gas may be a gas containing at least O2 gas (i.e., an O2 containing gas). For example, there may be preferably used a gaseous mixture of O2 and N2 gas, a gaseous mixture of O2 and rare gas (Ar or He or the like), or a gaseous mixture of O2 and CO gas, etc. Among the O2 containing gases, it is most preferable that the gaseous mixture of O2 gas and N2 gas is employed. If a first film as an etching target is a silicon oxide film such as SiO2 or the like, the etching is commonly performed by using a halogen containing gas such as C4F8, C5F8 or the like, so that a halogen compound is deposited in the chamber. Such a deposit is readily removed by using a gaseous mixture containing N2 and O2 as cleaning gas.
  • If a processing is performed by using a gaseous mixture of N2 and O2, it is preferable that pressure of the processing vessel is about 50˜200 mTorr; the flow rate of O2 is about 5˜15 mL/min (=sccm); and the flow rate of N2 is about 100˜400 mL/min, as described below.
  • The endpoint of cleaning may be detected by, e.g., a plasma emission monitor (not shown). Since fluorine has a peak intensity at 703.8 nm, the cleaning may be performed until the wavelength of fluorine is not detected while being continuously monitored.
  • Next, a preferred embodiment of an etching method in accordance with the present invention will be explained with reference to FIGS. 22C and 33C.
  • FIGS. 2A to 2C present views schematically showing cross sectional status of the chamber 2 and the substrate to be processed in the etching processing. FIGS. 2A to 2C correspond to a case where a film to be etched is an insulating film made of an inorganic material, wherein, on substrate 61 forming the wafer W, stacked from the top surface are: a photosensitive resist film 64, a silicon oxide film 63 as a first film to be etched, and a silicon nitride film 62 as a second film. As described above, the insulating film as an etching target layer may be a silicon oxide film, e.g., SiO2 or the like, or a silicon nitride film such as SiN or the like. Further, in the present embodiment, the mask film is the photosensitive resist film 64 made of an organic material, but it may be a hard mask made of an inorganic material.
  • As described in FIG. 2A, the photosensitive resist film 64, as the outermost layer, is exposed and developed to have a predetermined pattern. In a first etching, the silicon oxide film 63 is etched by using the photosensitive resist film 64 as a mask.
  • After the first etching, the deposits 70 remain on the inner wall surface of the chamber 2, as shown in FIG. 2B. If a second etching processing is performed in such a state where the deposits 70 are formed in the chamber 2 as above, the conditions of the second etching processing is affected and therefore changed due to a memory effect, and thus it is difficult to achieve a satisfactory etching. For the same reason, cleaning is performed to remove the deposits 70. By removing the deposits 70 from the chamber by performing the cleaning, this memory effect can be reduced.
  • After the cleaning procedure, a second etching processing is performed. In the second etching processing, as described in FIG. 2C, the silicon nitride film 62 is etched by using the photosensitive resist film 64 and the silicon oxide film 63 as a mask. As mentioned above, in the second etching step, the silicon oxide film 63 of the first film as well as the photosensitive resist film 64 can serve as a mask film.
  • Etching of the silicon nitride film 62 may be performed under a stable condition, without being affected by the deposits 70, since the deposits 70 produced by the etching of the silicon oxide film 63 have been removed from the chamber by performing the cleaning procedure.
  • FIGS. 3A to 3C show cross sectional configurations of the substrate to be processed in the etching processings, in accordance with a second embodiment of the present invention. Here, illustrated therein are cases where a film to be etched is composed of a silicon oxide film (made of an inorganic material) and an organic film.
  • Namely, on a substrate 61 forming the wafer W, there are stacked, from the top surface, a photosensitive resist film 67, silicon oxide film 66 as a first film to be etched, and organic film 0.65 as a second film. The silicon oxide film as an etching target layer may be an insulating film such as SiO2 or the like, same as above. As for the organic film, it can be used a low dielectric interlayer insulating film (Low-k film), e.g., SiLK (trademark name: Dow chemical made); MSQ of SOD-SiOCH (methyl silsesquioxane); CORAL of CVD-SiOCH (trademark name: Novellus Systems made); or Black Diamond (trademark name: Applied Materials made).
  • As described in FIG. 3A, the photosensitive resist film 67 as an outermost layer is exposed and developed to have a predetermined pattern. In a first etching, the silicon oxide film 66 is etched by using the photosensitive resist film 67 as a mask.
  • After the first etching processing, the deposits 70 are formed on the inner wall surface of the chamber 2, as shown in FIG. 3B. Hence, cleaning of the chamber 2 is performed to remove the deposits 70.
  • After the cleaning processing, a second etching processing is performed. In the second etching processing, as shown in FIG. 3C, the organic film 65 is etched by using the photosensitive resist film 67 and the etched silicon oxide film 66 as a mask. As mentioned above, in the second etching processing, the silicon oxide film 66 of the first film as well as the photosensitive resist film 67 can serve as a mask film.
  • If the second film is an organic film, it is preferable that, e.g., a gaseous mixture of N2 and H2, an NH3 gas, a gaseous mixture of N2 and O2, or the like may be used as etching gas. The etching of the organic film 65 can be performed under a stable condition, without being affected by the deposits 70, since the deposits 70 produced by the etching of the silicon oxide film 66 have been removed from the chamber by performing the earlier cleaning.
  • In FIGS. 22C and 33C, it is illustrated a case where an etching target layer as an object to be etched is two-layered. However, even if the etching target layer is composed of three-layers or more, the same effect may be obtained by performing a cleaning processing in the processing vessel after each etching, and then etching in the vessel, in the same manner.
  • Hereinafter, the present invention will be explained more specifically by illustrating examples, but it is not limited thereto.
  • EXAMPLE 1
  • Etching processing in accordance with the present invention:
  • In accordance with the present invention, an etching processing was performed on a wafer W of silicon substrate, on which, following layers are stacked from the top: a mask film (a photosensitive resist film); an SiO2 film (a thermal oxide film; 300 nm) as first film to be etched; and an SiN film (a plasma Si3N4 film; 50 nm) as second film.
  • In first etching processing, high frequency powers of 1500 W and 1700 W were applied to the upper electrode 21 and the susceptor 5, respectively; pressure in the chamber was set at 30 mTorr, and the gap between the susceptor 5 and the upper electrode 21 was set at 30 mm; a gaseous mixture of C5F8, Ar and O2 was used as etching gas; and gas flow rate (mL/min) ratio was set C5F8:Ar:O2=15:800:17 to perform etching. Further, the volume of the chamber used was 80 litters.
  • After the first etching, a zero bias cleaning was carried out. That is, a power was not applied to the susceptor 5 while a high frequency power of 500 w was applied to the upper electrode 21; pressure in the chamber was set at 100 mTorr and the gap between the susceptor 5 and the upper electrode 21 was set at and 60 mm; a gaseous mixture of N2 and O2 was used as cleaning gas; and gas flow rate (mL/min) ratio was set N2:O2=100:10 to perform cleaning. The gap between the susceptor 5 and the upper electrode 21 is set large so as to have minimal effects on the wafer W. The endpoint of the cleaning was detected by a plasma emission monitor.
  • After the cleaning step was completed second etching processing was carried out in the same chamber. In the second etching processing, high frequency powers of 2000 w and 100 W were applied to the upper electrode 21 and the susceptor 5, respectively; pressure in the chamber was set at 50 mTorr, and the gap between the susceptor 5 and the upper electrode 21 was set at and 55 mm; a gaseous mixture of CH2F2, Ar and O2 was used as etching gas; and gas flow rate (mL/min) ratio was set CH2F2:Ar:O2=20:100:15 to perform etching.
  • The state of the wafer W after etching is shown in FIG. 4. The vertical axis in FIG. 4 is etched amount; and the horizontal axis is distances from the center (zero scale) of the wafer W to each of end portions in X and Y directions.
  • Further, as an example for reference purpose, the state of the wafer W is shown in FIG. 5 when the second etching was performed in a different chamber from the first etching.
  • COMPARATIVE EXAMPLE 1
  • An etching was performed under the same conditions as in Example 1, except that the cleaning was not performed. The state of the wafer W after the etching processing is shown in FIG. 6.
  • As can be seen clearly from the comparison between FIGS. 4 to 6, the wafer W of Example 1, on which the cleaning was performed, was etched as uniformly as in the reference example (FIG. 5) wherein etching was performed in different chambers. Meanwhile, in the all-in-one etching of Comparative example 1 (FIG. 6) wherein the cleaning was not performed, etched amount decreased in the central portion of the wafer W, and uniform etching was not achieved. The memory effect of etching the SiO2 film is considered to have produced this difference in etching conditions for the SiN film.
  • EXAMPLE 2
  • Examination on Cleaning Condition (Pressure):
  • A cleaning procedure was performed under the same conditions as in Example 1, except that pressure is changed in the range of 10˜200 mTorr. The results are shown in FIG. 7. If the pressure is in the range of 50˜200 mTorr, the chamber cleaning time is short, and also the resist etching rate is low. Therefore, the amount of resist etched during the cleaning procedure is small and satisfactory. This result can be obtained stably in the pressure range of 100˜200 mTorr, specifically. Accordingly, the above range is found to be most preferable.
  • EXAMPLE 3
  • Examination on Cleaning Condition (Flow Rate of N2):
  • A cleaning procedure was performed under the same conditions as in Example 1, except that flow rate of O2 is fixed at 10 mL/min and that of N2 is changed in the range of 50˜400 mL/min. The results are shown in FIG. 8.
  • From FIG. 8, if flow rate of N2 is less than 100 mL/min, the relative fraction of O2 is increased (e.g., when the flow rate of N2 is 50 mL/min, O2/(N2+O2)=17%). Thus, the chamber cleaning time is decreased, but the resist etching rate is significantly increased. As a result, the amount of etched resist is also increased even though the overall cleaning time is made shorter. On the contrary, if the flow rate of N2 is equal to or greater than 200 mL/min, the chamber cleaning time and the resist etching rate were decreased in a substantially same manner. As a result, the amounts of resist etched were substantially constant and satisfactory in the N2 flow rate range of 100˜400 mL/min. When the flow rate of N2 are 200 mL/min and 400 mL/min, O2/(N2+O2) were 4.8% and 2.4%, respectively.
  • EXAMPLE 4
  • Examination on Cleaning Condition (Flow Rate of O2):
  • A cleaning processing was performed under the same conditions as in Example 1, except that flow rate of N2 is fixed at 100 mL/min and that of O2 is changed in the range of 5˜15 mL/min. The results are shown in FIG. 9.
  • From FIG. 9, it is understood that if the flow rate of O2 is reduced to, e.g., 5 mL/min, so that the ratio of O2 is decreased [O2/(N2+O2)=4.8%], the resist etching rate is not significantly decreased. However, since the chamber cleaning time is increase, the resulting amount of etched resist is increased.
  • Contrary to this, if flow rate of O2 is increased (e.g., 10 mL/min, so O2/(N2+O2)=9%; and, 15 mL/min, so ° 2/(N2+O2)=13%), the chamber cleaning time is significantly shortened. Accordingly, even if the etching rate of the resist is somewhat increased, the etched resist amount is consequently decreased because the cleaning time became significantly shorter.
  • Further, if the conditions of Example 3 (FIG. 8), wherein the fractions of O2 are 4.8% and 2.4%, are compared with those of FIG. 9, wherein the fraction of O2 is 4.8%, even though the O2 fractions are the same or lower in the former conditions than the latter, the chamber cleaning time is shortened and the amounts of etched resist are small and satisfactory. The reason is believed that since the total amount of gas to be supplied is large, the cleaning gas is efficiently diffused over the whole inner wall of the chamber, onto which deposits build up, and reaction products from the wall surface are efficiently exhausted.
  • From FIGS. 8 and 9, it is shown that a preferred O2 ratio is about 5˜15% (preferably, about 9˜15%) and a flow rate of total gas is about 200˜400 mL/min in the cleaning processing.
  • In accordance with an etching method of the present invention, it is possible to avoid changes in etching characteristics due to a memory effect while maintaining the benefits of all-in-one etching.
  • The etching method in accordance with the present invention may be employed in the fabrication of semiconductor devices.
  • While the invention has been shown and described with respect to the preferred embodiments, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.

Claims (15)

1. An etching method for sequentially performing multiple etchings in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed, without unloading the substrate to be processed from the vessel,
wherein, between the etchings, a cleaning processing for removing deposits from the processing vessel by using a plasma of a cleaning gas is performed.
2. An etching method for sequentially performing multiple etchings in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed in an order of a first film and a second film from a top, without unloading the substrate to be processed from the vessel, the method comprising the steps of:
performing a first etching of the first film by using a plasma of a first etching gas;
performing a cleaning processing for removing deposits from the processing vessel by using plasma of a cleaning gas after the first etching; and
performing a second etching of the second film by using a plasma of a second etching gas after the cleaning.
3. The etching method of claim 2, wherein, in the first etching, a silicon oxide film as the first film is etched by using the plasma of the first etching gas containing CF based gas; and
in the second etching, a silicon nitride film as the second film is etched by using the plasma of the second etching gas containing CHF based gas.
4. The etching method of claim 2, wherein, in the first etching, a silicon oxide film as the first film is etched by using the plasma of the first etching gas containing CF based gas; and
in the second etching, an organic film as the second film is etched by using the plasma of the second etching gas containing N2 or NH3 gas.
5. The etching method of claim 2, wherein, in the second etching, the first film serves as a mask film.
6. The etching method of claim 1 or 2, wherein the cleaning processing is performed without applying a bias power to the substrate to be processed.
7. The etching method of claim 1 or 2, wherein the cleaning gas is O2 containing gas.
8. The etching method of claim 7, wherein the O2 containing gas is a gaseous mixture of O2 and N2 gas.
9. The etching method of claim 8, wherein the cleaning processing is performed under conditions of 50˜200 mTorr in the processing vessel; 5˜15 mL/min of O2 flow rate; and 100˜400 mL/min of N2 flow rate.
10. An etching method for sequentially performing multiple etchings by using a patterned mask film as a mask in a single processing vessel on a laminated film having a plurality of layers formed on a substrate to be processed in an order of a first insulating film and a second insulating film from a top, without unloading the substrate to be processed from the vessel, the method comprising the steps of:
performing a first etching of the first insulating film by using a plasma of a first etching gas;
performing a cleaning processing for removing deposits from the processing vessel by using a plasma of a cleaning gas after the first etching; and
performing a second etching of the second insulating film by using a plasma of a second etching gas after the cleaning,
wherein, in the first and the second etchings, bias powers are applied to the substrate to be processed; and, in the cleaning processing, a bias power is not applied to the substrate to be processed.
11. The etching method of claim 10, wherein, in the first etching, a silicon oxide film as the first insulating film is etched by using the plasma of the first etching gas containing CF based gas; and
in the second etching processing, a silicon nitride film as the second insulating film is etched by using the plasma of the second etching gas containing CHF based gas.
12. The etching method of claim 10, wherein, in the first etching, a silicon oxide film as the first insulating film is etched by using the plasma of the first etching gas containing CF based gas; and
in the second etching, an organic film as the second insulating film is etched by using the plasma of the second etching gas containing N2 or NH3 gas.
13. The etching method of claim 10, wherein the cleaning gas is O2 containing gas.
14. The etching method of claim 13, wherein the O2 containing gas is a gaseous mixture of O2 and N2 gas.
15. The etching method of claim 14, wherein the cleaning processing is performed under conditions of 50˜200 mTorr in the processing vessel; 5˜15 mL/min of O2 flow rate; and 100˜400 mL/min of N2 flow rate.
US11/147,197 2004-06-08 2005-06-08 Etching method Abandoned US20050269294A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/147,197 US20050269294A1 (en) 2004-06-08 2005-06-08 Etching method

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2004-170361 2004-06-08
JP2004170361A JP4749683B2 (en) 2004-06-08 2004-06-08 Etching method
US58979104P 2004-07-22 2004-07-22
US11/147,197 US20050269294A1 (en) 2004-06-08 2005-06-08 Etching method

Publications (1)

Publication Number Publication Date
US20050269294A1 true US20050269294A1 (en) 2005-12-08

Family

ID=35446554

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/147,197 Abandoned US20050269294A1 (en) 2004-06-08 2005-06-08 Etching method

Country Status (1)

Country Link
US (1) US20050269294A1 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070243714A1 (en) * 2006-04-18 2007-10-18 Applied Materials, Inc. Method of controlling silicon-containing polymer build up during etching by using a periodic cleaning step
US20070283891A1 (en) * 2006-03-29 2007-12-13 Nobuyuki Okayama Table for supporting substrate, and vacuum-processing equipment
US20080119054A1 (en) * 2006-11-16 2008-05-22 Nec Electronics Corporation Method of manufacturing semiconductor device
US20080216957A1 (en) * 2007-03-08 2008-09-11 Tokyo Electron Limited Plasma processing apparatus, cleaning method thereof, control program and computer storage medium
US20100218786A1 (en) * 2009-02-27 2010-09-02 Tokyo Electron Limited Cleaning method of plasma processing apparatus and storage medium
US20120037316A1 (en) * 2010-08-12 2012-02-16 Tokyo Electron Limited Method of supplying etching gas and etching apparatus
CN103996621A (en) * 2014-04-25 2014-08-20 京东方科技集团股份有限公司 Dry etching method
US20140308815A1 (en) * 2011-07-13 2014-10-16 Tokyo Electron Limited Etching method and device
US20210358772A1 (en) * 2020-05-15 2021-11-18 Tokyo Electron Limited Etching method and etching apparatus

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5885902A (en) * 1995-11-08 1999-03-23 Advanced Micro Devices, Inc. Integrated arc and polysilicon etching process
US5911887A (en) * 1996-07-19 1999-06-15 Cypress Semiconductor Corporation Method of etching a bond pad
US5933759A (en) * 1996-12-31 1999-08-03 Intel Corporation Method of controlling etch bias with a fixed lithography pattern for sub-micron critical dimension shallow trench applications
US6003526A (en) * 1997-09-12 1999-12-21 Taiwan Semiconductor Manufacturing Company, Ltd In-sit chamber cleaning method
US6242347B1 (en) * 1998-09-30 2001-06-05 Applied Materials, Inc. Method for cleaning a process chamber
US6296780B1 (en) * 1997-12-08 2001-10-02 Applied Materials Inc. System and method for etching organic anti-reflective coating from a substrate
US6533953B2 (en) * 1998-05-18 2003-03-18 Micron Technology, Inc. Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers
US6566270B1 (en) * 2000-09-15 2003-05-20 Applied Materials Inc. Integration of silicon etch and chamber cleaning processes
US20030207585A1 (en) * 2002-05-02 2003-11-06 Applied Materials, Inc. Method of etching silicon nitride spacers with high selectivity relative to oxide in a high density plasma chamber
US20030224595A1 (en) * 2002-05-31 2003-12-04 Smith Patricia Beauregard Methods for polymer removal following etch-stop layer etch
US20040137711A1 (en) * 2002-10-30 2004-07-15 Takatoshi Deguchi Method for manufacturing semiconductor device
US20050079706A1 (en) * 2003-10-14 2005-04-14 Kaushik Kumar Dual damascene structure and method
US6890859B1 (en) * 2001-08-10 2005-05-10 Cypress Semiconductor Corporation Methods of forming semiconductor structures having reduced defects, and articles and devices formed thereby
US20050282395A1 (en) * 2004-06-16 2005-12-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming an improved low power SRAM contact
US7078351B2 (en) * 2003-02-10 2006-07-18 Taiwan Semiconductor Manufacturing Company, Ltd. Photoresist intensive patterning and processing

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5885902A (en) * 1995-11-08 1999-03-23 Advanced Micro Devices, Inc. Integrated arc and polysilicon etching process
US5911887A (en) * 1996-07-19 1999-06-15 Cypress Semiconductor Corporation Method of etching a bond pad
US5933759A (en) * 1996-12-31 1999-08-03 Intel Corporation Method of controlling etch bias with a fixed lithography pattern for sub-micron critical dimension shallow trench applications
US6003526A (en) * 1997-09-12 1999-12-21 Taiwan Semiconductor Manufacturing Company, Ltd In-sit chamber cleaning method
US6296780B1 (en) * 1997-12-08 2001-10-02 Applied Materials Inc. System and method for etching organic anti-reflective coating from a substrate
US6533953B2 (en) * 1998-05-18 2003-03-18 Micron Technology, Inc. Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers
US6242347B1 (en) * 1998-09-30 2001-06-05 Applied Materials, Inc. Method for cleaning a process chamber
US6566270B1 (en) * 2000-09-15 2003-05-20 Applied Materials Inc. Integration of silicon etch and chamber cleaning processes
US6890859B1 (en) * 2001-08-10 2005-05-10 Cypress Semiconductor Corporation Methods of forming semiconductor structures having reduced defects, and articles and devices formed thereby
US20030207585A1 (en) * 2002-05-02 2003-11-06 Applied Materials, Inc. Method of etching silicon nitride spacers with high selectivity relative to oxide in a high density plasma chamber
US20030224595A1 (en) * 2002-05-31 2003-12-04 Smith Patricia Beauregard Methods for polymer removal following etch-stop layer etch
US20040137711A1 (en) * 2002-10-30 2004-07-15 Takatoshi Deguchi Method for manufacturing semiconductor device
US7078351B2 (en) * 2003-02-10 2006-07-18 Taiwan Semiconductor Manufacturing Company, Ltd. Photoresist intensive patterning and processing
US20050079706A1 (en) * 2003-10-14 2005-04-14 Kaushik Kumar Dual damascene structure and method
US20050282395A1 (en) * 2004-06-16 2005-12-22 Taiwan Semiconductor Manufacturing Co., Ltd. Method for forming an improved low power SRAM contact

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070283891A1 (en) * 2006-03-29 2007-12-13 Nobuyuki Okayama Table for supporting substrate, and vacuum-processing equipment
US20080286979A1 (en) * 2006-04-18 2008-11-20 Applied Materials, Inc. Method of controlling sidewall profile by using intermittent, periodic introduction of cleaning species into the main plasma etching species
US20070243714A1 (en) * 2006-04-18 2007-10-18 Applied Materials, Inc. Method of controlling silicon-containing polymer build up during etching by using a periodic cleaning step
US9466503B2 (en) 2006-11-16 2016-10-11 Renesas Electronics Corporation Method of manufacturing semiconductor device
US20080119054A1 (en) * 2006-11-16 2008-05-22 Nec Electronics Corporation Method of manufacturing semiconductor device
US20080216957A1 (en) * 2007-03-08 2008-09-11 Tokyo Electron Limited Plasma processing apparatus, cleaning method thereof, control program and computer storage medium
US20100218786A1 (en) * 2009-02-27 2010-09-02 Tokyo Electron Limited Cleaning method of plasma processing apparatus and storage medium
US20120037316A1 (en) * 2010-08-12 2012-02-16 Tokyo Electron Limited Method of supplying etching gas and etching apparatus
US8815106B2 (en) * 2010-08-12 2014-08-26 Tokyo Electron Limited Method of supplying etching gas and etching apparatus
US20140308815A1 (en) * 2011-07-13 2014-10-16 Tokyo Electron Limited Etching method and device
US9218983B2 (en) * 2011-07-13 2015-12-22 Tokyo Electron Limited Etching method and device
CN103996621A (en) * 2014-04-25 2014-08-20 京东方科技集团股份有限公司 Dry etching method
US20210358772A1 (en) * 2020-05-15 2021-11-18 Tokyo Electron Limited Etching method and etching apparatus
US11791175B2 (en) * 2020-05-15 2023-10-17 Tokyo Electron Limited Etching method and etching apparatus

Similar Documents

Publication Publication Date Title
US8128831B2 (en) Plasma etching method and computer-readable storage medium
US6014979A (en) Localizing cleaning plasma for semiconductor processing
KR100849707B1 (en) Selective etching of carbon-doped low-k dielectrics
JP4230029B2 (en) Plasma processing apparatus and etching method
US20050269294A1 (en) Etching method
JP4907827B2 (en) Method for improving polysilicon etch uniformity and reducing etch rate variation
US20070298617A1 (en) Processing method
US8609547B2 (en) Plasma etching method and computer-readable storage medium
JP4312630B2 (en) Plasma processing method and plasma processing apparatus
TWI436419B (en) A plasma etch method and a computer readable memory medium
JP2006203035A (en) Plasma etching method
US20080185364A1 (en) Plasma etching method, plasma etching apparatus, control program and computer-readable storage medium
US9218983B2 (en) Etching method and device
US7122125B2 (en) Controlled polymerization on plasma reactor wall
JP7401593B2 (en) Systems and methods for forming voids
KR101540816B1 (en) Plasma etching method, computer storage medium and plasma etching apparatus
WO2002103773A1 (en) Dry-etcching method
US20090029557A1 (en) Plasma etching method, plasma etching apparatus and storage medium
KR20230078743A (en) How to Use Dual Frequency RF Power in a Process Chamber
US6897154B2 (en) Selective etching of low-k dielectrics
KR20200062031A (en) Etching method and substrate processing device
JP4749683B2 (en) Etching method
US7569478B2 (en) Method and apparatus for manufacturing semiconductor device, control program and computer storage medium
US20060196847A1 (en) Plasma processing method and apparatus
KR100867174B1 (en) Semiconductor device manufacturing method, semiconductor device manufacturing apparatus, control program and computer storage medium

Legal Events

Date Code Title Description
AS Assignment

Owner name: TOKYO ELECTRON LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IGARASHI, YOSHIKI;NAITO, WAKAKO;REEL/FRAME:016675/0324

Effective date: 20050523

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION