US20050272253A1 - Method for alloy-electroplating group IB metals with refractory metals for interconnections - Google Patents
Method for alloy-electroplating group IB metals with refractory metals for interconnections Download PDFInfo
- Publication number
- US20050272253A1 US20050272253A1 US11/178,656 US17865605A US2005272253A1 US 20050272253 A1 US20050272253 A1 US 20050272253A1 US 17865605 A US17865605 A US 17865605A US 2005272253 A1 US2005272253 A1 US 2005272253A1
- Authority
- US
- United States
- Prior art keywords
- tungsten
- metal alloy
- nickel
- copper
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D3/00—Electroplating: Baths therefor
- C25D3/02—Electroplating: Baths therefor from solutions
- C25D3/56—Electroplating: Baths therefor from solutions of alloys
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D3/00—Electroplating: Baths therefor
- C25D3/02—Electroplating: Baths therefor from solutions
- C25D3/56—Electroplating: Baths therefor from solutions of alloys
- C25D3/58—Electroplating: Baths therefor from solutions of alloys containing more than 50% by weight of copper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by physical means, e.g. sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
- H01L21/76873—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- FIG. 12 shows an XRD spectrum of copper-nickel-tungsten co-plated film.
Abstract
An electroplated metal alloy including at least three elements. A multilayer interconnection structure that includes a substrate that is an interior of the interconnection structure, a conductive seed layer exterior to the substrate, and an electroplated metal alloy layer including at least three elements exterior to the conductive seed layer. A multilayer interconnection structure formed on a substrate, that includes a barrier layer, and a conductive seed layer, wherein the improvement includes an electroplated metal alloy layer including at least three elements. A method for forming a multilayer interconnection structure that includes providing a substrate, depositing a conductive seed layer, and electroplating a metal alloy layer including at least three elements exterior to the conductive seed layer.
Description
- The application is a Continuation of co-pending application application Ser. No. 10/228,539, filed Aug. 27, 2002 by applicants Grant M. Kloster, et al. entitled “METHOD FOR ALLOY-ELECTROPLATING GROUP IB METALS WITH REFRACTORY METALS FOR INTERCONNECTIONS.”
- 1. Field
- Circuit structures interconnecting individual devices of a circuit.
- 2. Relevant Art
- One direction in improving integrated circuit technology is to reduce the size of the components or devices on a chip, permitting an increased number of devices on the chip. The reduction in size of the devices on an integrated circuit chip requires reductions in the widths and thicknesses of the interconnections that connect the devices on the chip.
- At present, the combination of the interconnect's reduced cross-sectional area with the electrical current requirements of the transistors result in large current densities within the interconnect. It is known that large current density can cause migration of some of the interconnect material (ref. F M D'Heurle and A Gangulee, Thin Solid Films 25, p. 531 (1975)).
- Migration of the interconnect material has been generally accepted to be the result of electrons colliding with the atoms within the interconnect. The collisions occasionally cause atoms to dislodge and move in the direction of the electron flow via one of three routes: interstitially, along grain boundaries, or along the free surface. If the migration flow of atoms away from the interconnect is greater than a flow of source atoms to the interconnect, a void will form. Growth of the void will eventually result in an opening being formed in the interconnect. The ability of the interconnect material to resist this failure mode is referred to as the electromigration resistance. Electromigration resistance is a primary factor limiting interconnect materials longevity. One way to increase performance, reliability, and power consumption of integrated circuit interconnections is by improving the electromigration lifetime.
- Where three grain boundaries meet, a triple point junction is formed. Such junctions are randomly dispersed throughout the interconnection and extend in a variety of directions that define potential inlet and outlet routes for displaced copper atoms during current flow. As electrical current flows through the interconnection, copper atoms are displaced by the electrons. These displaced copper atoms accumulate in the grain boundaries that are downstream of the current and travel along the grain boundaries in the general direction of the current. At grain boundary junctions that have fewer upstream inlets than downstream outlets, a void may develop at that grain boundary junction over time as copper atoms erode form the junction.
-
FIG. 1 schematically illustrates a copper interconnection and shows a number of junctions created by adjacent copper crystals.Interconnection 70 is formed, in this example, bycopper crystal 72,copper crystal 74,copper crystal 76,copper crystal 78, andcopper crystal 80.Grain boundary junction 82 is formed by the meeting ofinlet grain boundary 84,outlet grain boundary 86, and outlet grain boundary 88, the designation of inlet and outlet being dictated by the indicated direction of the flow of electrons. With one upstream inlet and two downstream outlets, more copper atoms can be expected to leavejunction 82 through twodownstream outlets 86 and 88 then are supplied tojunction 82 through oneupstream inlet 84. With more copper atoms being removed fromjunction 82 withininterconnection 70 than are being supplied tojunction 82 from its upstream source, here inletgrain boundary 84,void 90 will eventually develop ininterconnection 70 atjunction 82. - Modern interconnections are made principally of a polycrystalline metal consisting of copper, aluminum, or an aluminum alloy. Electromigration resistance of these metals may not be sufficient in future generations of integrated circuits due to the increased current density.
- Several techniques have been developed to improve the electromigration lifetime of an interconnection. These techniques include improved texture, interlayers to limit void size, and interconnections of multiple layers of material.
- The introduction of refractory metals into integrated circuits has been hindered by the inability to deposit the alloys using electrodeposition from an aqueous solution. It is not currently possible to directly plate refractory metals from an aqueous solution.
-
FIG. 1 is a schematic illustration of grain boundaries of copper crystals in a copper interconnection. -
FIG. 2 is a cross-section of a tantalum-nitride or titanium-nitride underlayer on an interlayer dielectric in accordance with an embodiment of an interconnection stack. -
FIG. 3 is the interconnection stack ofFIG. 2 after the further processing of patterning a tantalum, tungsten, cobalt, or titanium interlayer in accordance with an embodiment of an interconnection stack. -
FIG. 4 is the interconnection stack ofFIG. 3 after the further processing of patterning a seed layer in accordance with an embodiment of an interconnection stack. -
FIG. 5 is the interconnection stack ofFIG. 4 after the further processing of electroplating a metal alloy in accordance with an embodiment of an interconnection stack. -
FIG. 6 is a graph showing resistivity versus nickel concentration in copper-nickel-tungsten co-plated films. -
FIG. 7 is an SEM/EDS spectrum of copper-nickel-tungsten co-plated films. -
FIG. 8 is a graph showing nickel and tungsten concentrations in copper-nickel-tungsten co-plated films versus tungsten concentration in solutions (mole per liter). -
FIG. 9 is a graph showing nickel and tungsten concentrations in copper-nickel-tungsten co-plated films versus nickel concentrations in solutions (mole per liter). -
FIGS. 10 and 11 show SIMS depth profiling of nickel and tungsten concentrations in the copper-nickel-tungsten co-plated films:FIG. 10 before annealing, andFIG. 11 after annealing four hours at 425° C. in nitrogen. -
FIG. 12 shows an XRD spectrum of copper-nickel-tungsten co-plated film. - The features of the described embodiments are specifically set forth in the appended claims. The embodiments are best understood by referring to the following description and accompanying drawings, in which similar parts are identified by like reference numerals.
- An interconnection is disclosed that, in one embodiment, includes a metal alloy formed, for example, on a substrate of an integrated circuit chip.
- In one embodiment, there is disclosed a technique to enable the electrodeposition of a group IB metal (for example, copper, silver, or gold) with a refractory metal (for example, tungsten, molybdenum, titanium, etc.) using an aqueous solution compatible with current integrated interconnect circuit technologies.
- In one embodiment, a technique is described that details the uses of under-potential deposition of a refractory metal in conjunction with electrodeposition of group IB metals (copper, silver, and/or gold) to produce an alloy of the constituent metals. The alloy can contain one or more of each of the following components, a refractory metal, a group IB metal, and an iron like metal (for example, iron, nickel, or cobalt).
- A common method of utilizing interconnections in integrated circuits includes, but is not limited to, as part of the multilayer interconnection structure or interconnection stack. Examples include placing the primary interconnection material, such as for example, copper, between titanium and/or titanium nitride (TiN) or between tantalum (Ta) and/or tantalum nitride (TaN). The titanium or tantalum materials act, in one sense, as diffusion barriers between the primary interconnection material and other layers above or below the primary interconnection material.
- Reference is made to
FIGS. 2-5 to illustrate an interconnection stack and its manufacturing according to one embodiment. The interconnection stack will connect, for example, individual devices on a chip or signals to or from the chip. A typical chip might have interconnection stacks made up of five or more layers, each interconnection stack separated from other interconnection stacks by pre-metal dielectric (PMD) or interlayer dielectric (ILD) material. Interconnections, in the context of circuit structures, include layer or lines (of interconnection stack material) coupled to contact points including circuit devices (e.g., transistors, capacitors, resistors) or other interconnection layers or lines. - One process used to form interconnections (interconnection stacks), particularly copper interconnections, is a damascene process. In a damascene process, a trench is cut in a dielectric material and filled with interconnection material (e.g., interconnection stack material) to form the interconnection. A via may be in the dielectric beneath the trench with a conductive material in the via to couple the interconnection (interconnection stack) to a contact point (e.g., an underlying circuit device or interconnection). In one damascene process (a “dual damascene process”), the trench and via are each filled with the interconnection material (interconnection stack material).
- In one embodiment, the interconnect material is deposited using electrodeposition, because of its unique ability to plate trenches and vias at higher rates than the field. In this embodiment, the interconnect material may include a group IB metal (for example, copper, silver, or gold), alloyed with nickel, iron, or cobalt, and a refractory metal such as tungsten (W), molybdenum (Mo), tantalum (Ta), or titanium (Ti).
-
FIGS. 2-5 describe the formation of an interconnection stack according to an embodiment to a contact point on a substrate, such as, for example, a semiconductor (e.g., silicon) substrate that may have a plurality of devices formed in and on the substrate. The interconnection stack described may be a TaN/Ta/Cu seed layer/ternary metal alloy. (FIGS. 2-5 are not drawn to scale, and are not meant to show the relative thicknesses of the layers.) -
FIG. 2 shows the substrate after patterning tantalum-nitride layer 110 over PMD, in the case of dielectric material directly over a device substrate, orILD layer 100. PMD orILD layer 100 is formed onsubstrate 10 overcontact point 50 that may be a circuit device or interconnection. In one embodiment, to form an interconnection stack having a thickness of, for example, about 4500 angstrom to about 5000 angstrom, tantalum-nitride layer 110 is deposited to a thickness of, for example, about 400 angstrom by use of direct current (DC) magnetron sputtering in an atmosphere of argon and nitrogen at a total pressure of about five (5) mtorr, with a deposition rate of about 20 angstroms per second. - In one embodiment,
substrate 10 defines an interior of a multilayer apparatus, with PMD orILD layer 100 formed exterior tosubstrate 10, with tantalum-nitride layer 110 formed exterior to PMD orILD layer 100, and exterior tosubstrate 10. - As shown in
FIG. 3 ,tantalum layer 115 may then be deposited over tantalum-nitride layer 110. In one embodiment, to form an interconnection stack having a thickness of, for example, about 4500 angstroms to about 5000 angstroms,tantalum layer 115 is deposited to a thickness of, for example, about 400 angstroms by use of direct current (DC) magnetron sputtering in an atmosphere of argon at a total pressure of about five (5) mtorr, with a deposition rate of about 20 angstroms per second. - In one embodiment,
substrate 10 defines an interior of a multilayer apparatus. PMD orILD layer 100 is formed exterior tosubstrate 10. Tantalum-nitride or titanium-nitride layer 110 may the be formed exterior to PMD orILD layer 100 and exterior tosubstrate 10. A tantalum, tungsten, cobalt, ortitanium layer 115 may then be formed exterior to titanium-nitride or tantalum-nitride layer 110, exterior to PMD orILD layer 100, and exterior tosubstrate 10. In one embodiment, titanium-nitride or tantalum-nitride layer 110 is optional. -
FIG. 4 shows the interconnection stack after the further processing of depositingseed layer 120 on the surface oftantalum layer 115. In one embodiment,seed layer 120 is, for example, a copper material deposited using sputtering deposition techniques. In one embodiment, the sputtering deposition is carried out in an argon atmosphere having a pressure of about 5 mtorr. In one embodiment, the deposition rate is about 20 angstroms per second. In one embodiment,seed layer 120 has a thickness of about 1200 angstroms. - In one embodiment,
substrate 10 defines an interior of a multilayer apparatus. PMD orILD layer 100 is formed exterior tosubstrate 10. Titanium-nitride or tantalum-nitride layer 110 is formed exterior to exterior to PMD orILD layer 100, and exterior tosubstrate 10. Tantalum, tungsten, cobalt, ortitanium layer 115 is formed exterior to titanium-nitride or tantalum-nitride layer 110, PMD orILD layer 100, and exterior tosubstrate 10.Conductive seed layer 120 is formed exterior to tantalum, tungsten, cobalt, ortitanium layer 115, exterior to titanium-nitride or tantalum-nitride layer 110, exterior to PMD orILD layer 100, and exterior tosubstrate 10. In one embodiment, titanium-nitride or tantalum-nitride layer 110 is optional. -
FIG. 5 shows the interconnection stack after electroplatingmetal alloy layer 125 overseed layer 120. In one embodiment,metal alloy layer 125 is a ternary alloy of three elements. In another embodiment, a first element is copper. In another embodiment, a first element is copper and a second element is tungsten. In another embodiment, a first element is copper, a second element is tungsten, and a third element is nickel. In another embodiment, a first element is copper, a second element is tungsten, and a third element is selected from iron (Fe), cobalt (Co), and/or nickel (Ni). - In one embodiment,
substrate 10 defines an interior of a multilayer apparatus. PMD orILD layer 100 is formed exterior tosubstrate 10. Titanium-nitride or tantalum-nitride layer 110 is formed exterior to PMD orILD layer 100, and exterior tosubstrate 10. Tantalum, tungsten, cobalt, ortitanium layer 115 is formed exterior to titanium-nitride of tantalum-nitride layer 110, exterior to PMD orILD layer 100, and exterior tosubstrate 10.Conductive seed layer 120 is formed exterior to tantalum, tungsten, cobalt, ortitanium layer 115, exterior to titanium-nitride or tantalum-nitride layer 110, exterior to PMD orILD layer 100, and exterior tosubstrate 10.Metal alloy layer 125 is formed exterior toseed layer 120, exterior to tantalum, tungsten, cobalt, ortitanium layer 115, exterior to titanium-nitride or tantalum-nitride layer 110, exterior to PMD orILD layer 100, and exterior tosubstrate 10. In one embodiment, titanium-nitride or tantalum-nitride layer 110 is optional. - In another embodiment, the first element is copper, and the second element is selected from tungsten (W), molybdenum (Mo), tantalum (Ta), and/or titanium (Ti). In another embodiment, the first element is copper, the second element is selected from tungsten (W), molybdenum (Mo), and/or tantalum (Ta); and the third element is selected from iron (Fe), cobalt (Co), and/or nickel (Ni). In another embodiment, the first element is copper, the second element is selected from tungsten (W), molybdenum (Mo), tantalum (Ta), and/or titanium (Ti); and the third element is selected from iron (Fe), cobalt (Co), and/or nickel (Ni).
- In terms of electroplating a metal alloy, in one embodiment, the multiple elements of the alloy are co-plated at the same time.
- In one embodiment, three metals (e.g., Cu, Ni, W) are co-plated from an aqueous electrolyte solution using a platinum electrode (as an anode). The solution includes three or more of the following: copper sulfate, copper phosphate, nickel sulfate, nickel phosphate, and sodium tungstate (Na2WO4). In another embodiment, the aqueous electrolyte solution includes a copper compound that forms copper ions in solution, a nickel compound that forms nickel ions in solution, and a tungsten compound that produces tungsten ions in solution. The pH value of a plating solution may be adjusted by adding sulfuric acid (H2SO4) and/or sodium hydroxide (NaOH). Under the influence of a current through an anode, (for example, a spiral platinum wire), the copper, nickel, and tungsten ions are deposited on
seed layer 120, which acts as a cathode. - In one embodiment, at least three metals are co-plated using a direct current (DC). In another embodiment, at least three metals are co-plated from an aqueous electrolyte solution without the use of a current. In another embodiment, at least three metals are co-plated from an aqueous electrolyte solution using a pulsed current. In one embodiment, at least three metals are co-plated using a direct current having a constant current density in a range of about 10 to about 20 milliamps per square centimeter. In one embodiment, the voltage increases as the co-plating progresses to maintain a constant current density.
- In another embodiment, there is provided aqueous electrolyte solutions that have at least three types of metal ions that are deposited on a seed layer cathode under the influence of an anode when current is run through the solution. The first type of ion is copper; the second type of ion is selected from tungsten, molybdenum, titanium, tantalum, vanadium, niobium, yttrium, zirconium, ruthenium, palladium, halfnium, rhenium, and platinum; and the third type of ion is selected from of iron, cobalt, and nickel. When a suitable direct current is applied, the three metal ions are deposited onto the seed layer.
- In another embodiment, a copper electrode or a copper anode is placed in an aqueous electrolyte solution that contains at least two metal ions in a solution. When a suitable direct current is supplied to the copper anode, copper ions as well as at least two other types of metal ions are deposited on the seed layer acting as a cathode. In one embodiment, a first component of the solution is metal ions selected from tungsten, molybdenum, tantalum, and titanium; and a second component of the solution is metal ions selected from iron, cobalt, and nickel.
- In another embodiment a first anode is made of copper, and a second anode is made of a material selected from iron, cobalt, and nickel. In one embodiment, the first anode is copper, and the second anode is nickel, which are deposited in an aqueous electrolyte solution containing at least one other metal ion in solution. In one embodiment, the other metal ion is selected from tungsten, molybdenum, tantalum, and titanium. In one embodiment, a voltage is applied to the copper anode and the nickel anode, which produces a current that flows through the electrolyte solution and deposits copper, nickel, and at least one other metal ion on the seed layer cathode. In another embodiment, a first voltage is applied to the copper electrode, and a second voltage is applied to the nickel anode, with the seed layer cathode held at a reference voltage, in one embodiment, zero volts. The first and second voltages are used because of the different reduction potentials of copper and nickel, and/or to achieve a similar current flow rate and/or to achieve a similar metal material flow rate onto the seed layer cathode.
- In another embodiment, there is provided three different metal anodes in an electrolyte solution. A voltage can be applied to the three anodes to create a flow of metal ions from the three anodes to a seed layer cathode through the electrolyte solution. In one embodiment, the first anode is made of copper. In a second embodiment, the first anode is made of copper, and the second anode is made of nickel. In another embodiment, the first anode is made of copper, and the second anode is made of a material selected from iron, cobalt, and nickel. In another embodiment, the first anode is made of copper; the second anode is made of a material selected from iron, cobalt, and nickel; and the third anode is made of a material selected from tungsten, molybdenum, tantalum, and titanium. In one embodiment, a single voltage is applied to all three anodes which creates a current flow through the electrolyte solution to deposit metal ions on the cathode seed layer. In another embodiment, a first voltage is applied to the first anode, a second voltage is applied to the second anode, and a third voltage is applied to the third anode, to create three current flows from the three anodes to the single seed layer cathode, so as to set the current and/or metal ion flow rates at desired rates.
- Cu—Ni—W ternary-plating was carried out in a 250 ml Hull cell at room temperature with Princeton Applied Research 273A Computer-Controlled Potentiostat/Galvanostat. The aqueous electrolyte solutions used were 0.05˜0.15 M Cu(SO4); 0.05˜0.15 M Ni SO4; 0.125˜0.4 M Na2WO4; and 0.2 M Na3Citrate. The current density used was 10˜20 mA/cm2. The cathodes (working electrode) were 5×5 cm2 and 1×5 cm2 samples from a Cu (PVD seed layer)/TaN/Ta/Si blanket test wafer. The anode (counter electrode) was a spiral Pt wire (diameter of 0.004 cm and length of 15 cm). The reference electrode was saturated Ag/AgCl. Chemical compositions of the plated films were measured with a Hitachi 4700 scanning electron microscope (SEM)/energy dispersive spectrometer (EDS) and verified with Secondary Ion Mass Spectrometry (SIMS). The crystal phase compositions of the plated films were measured with SIEMENS x-ray diffraction (XRD). Transmission electron microscope (TEM)/EDS analysis was carried out to investigate the distribution of W and Ni in Cu substrate. The effect of pH value was also investigated. The pH value of the plating solution was adjusted by adding H2SO4 and NaOH. The ternary-plated samples were annealed 4 hours at 425° C. in a vacuum oven with a background of nitrogen to protect the sample from oxidation.
- The EDS spectra indicated that tungsten was successfully ternary-plated with Cu—Ni. Tungsten and nickel concentrations in the plated films were measured with SEM/EDS as shown in
FIG. 7 . The detected EDS spectra are Kα (8 keV), Kβ (8.9 keV) and Lα (0.93 keV) of copper, Kα (7.5 keV) of nickel, and Kα (0.53 keV) of oxygen, as well as Mα (1.77 keV) of tungsten, under an electron beam of 15 kV. Quantification of copper, nickel, tungsten, and oxygen was carried out by comparing Cu—Kα, Ni—Kα, W—Mα, and O—Kα with standard references supplied with the Hitachi 4700 SEM/EDS software. Nickel and tungsten concentrations in the plated films are shown inFIGS. 8 and 9 . - Cu—Ni—W ternary-plating with (1) fixed [Ni] and various [W] solution concentrations and (2) fixed [W] and various [Ni] solution concentrations were carried out to establish the effect of solution concentrations on Ni and W concentrations in the plated films. The quantitative analysis results of the EDS spectra indicate that: With fixed [Ni] in solution [Ni] in the plated films decreases with increasing [W] in solution, and [W] in the plated film does not change with changing [W] in solution (see
FIG. 8 ); and with fixed [W] in solution, [Ni] in the plated films increases with increasing [Ni] in solution, and [W] in the plated film does not appear to change with changing [Ni] in solution (seeFIG. 9 ). - Time-of-Flight Secondary Ion Mass Spectrometry (ToFSIMS) was used to detect tungsten and nickel in the Cu—Ni—W alloy plated samples after briefly sputtering with Ga+ to remove any surface oxides and organics. Profiles of tungsten and nickel concentrations versus depth from surface into the films are shown in
FIGS. 10 and 11 . Tungsten has a maximum concentration at the surface. Both tungsten and nickel concentrations decrease with depth of the plated film (seeFIG. 10 ). TEM/EDS indicate the existence of high concentration areas of tungsten. Annealing four (4) hours at 425° C. in N2 improved the uniformity of nickel and tungsten distributions in the plated films (seeFIG. 11 ). This may result from the diffusion of tungsten and nickel during the annealing. Since tungsten's high melting point and the atomic radius difference between tungsten and copper the diffusion of tungsten in copper at such a low temperature is expected to be limited. - Transmission electron micrograph was taken of copper-nickel-tungsten coplated film after annealing 4 hours at 425° C. in vacuum oven with N2. The plated film includes two types of phases with different densities. Small dark (higher density) crystalline phase in a dimension of about 10 to 20 nm are widely dispersed within the amorphous matrix (lower density). TEM/EDS spectra indicate that copper, 3 to 5% nickel, and oxygen exist all through the film. The crystalline grains contain mainly copper, 3 to 5% nickel, oxygen, and a very small amount of tungsten. The amorphous matrix contains no tungsten. Experiments with different pH values, but same copper, nickel and tungsten concentrations in the solutions indicated that the pH value (6˜8) does not change nickel and tungsten concentrations in the plated films nor the resistivity of the plated films. But the surface brightness decreases with the decrease of pH.
- XRD spectra (
FIG. 12 ) show only the spectra of pure copper, that is Cu (111) at 2θ=43.356°, Cu (200) at 2θ=50.496°, Cu (220) at 2θ=74.201°, and Cu (311) at 2θ=90.360°, with Cu Kα (λ=1.5418 Å) radiation. This indicates that the co-plated tungsten and nickel were not interstitially dissolved in the copper solid solution. Copper and nickel have similar atomic radii, 1.28 Å and 1.24 Å respectively. It is known that copper and nickel may form a continuous solid solution. While tungsten has an atomic radius of 1.41 Å, 10.15% larger than that of copper. So tungsten is very unlikely dissolved in copper, as can be seen in a Cu—W phase diagram. The fact that no spectrum shift to lower angle was seen conforms to this. Therefore tungsten was very likely distributed on grain boundaries of copper-nickel alloy crystalline phase. - Resistivity versus nickel concentration of the Cu—Ni—W ternary-plated films is plotted in
FIG. 6 . It is shown that resistivity increases with the increase of nickel concentration in the plated films. From the plot we can get: The resistivity increase per atomic percent addition of nickel in the plated films is approximately 1.3 μΩcm/at. %. With the existence of an average of 1.4 at. % tungsten in the films, resistivity increased about 2 μΩ cm compare to pure copper. - In the preceding detailed description, specific embodiments were described. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope as set forth in the claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.
Claims (18)
1. A method comprising:
providing a substrate, wherein the substrate comprises an interior of a multilayer interconnection structure;
depositing a copper seed layer exterior to the substrate; and
electroplating a metal alloy layer comprising a group IB metal and a material selected from the group consisting of iron, cobalt, and nickel, the metal alloy layer exterior to the substrate, and exterior to the copper seed layer.
2. The method of claim 1 , further comprising:
depositing a barrier layer exterior to the substrate, and interior to the conductive seed layer, and interior to the metal alloy layer, wherein the barrier layer is deposited prior to the depositing of the conductive seed layer.
3. The method of claim 1 , further comprising:
coupling the metal alloy layer to a contact point of the substrate, the contact point including at least one of a circuit device and a second interconnection.
4. The method of claim 3 , wherein the conductive seed layer is coupled to the contact point; and wherein the metal alloy layer is coupled to the conductive seed layer.
5. The method of claim 1 , wherein the metal alloy layer comprises tungsten.
6. The method of claim 1 , wherein the metal alloy layer comprises nickel, and tungsten.
7. The method of claim 1 , wherein the metal alloy layer comprises copper, nickel, and tungsten.
8. The method of claim 1 , wherein the metal alloy comprises:
a first material selected from the group consisting of iron, cobalt, and nickel; and
a second material selected from the group consisting of tungsten, molybdenum, tantalum, titanium, vanadium, niobium, yttrium, zirconium, ruthenium, palladium, halfnium, rhenium, and platinum.
9. The method of claim 1 , wherein the metal alloy layer comprises:
copper;
a first material selected from the group consisting of iron, cobalt, and nickel; and
a second material selected from the group consisting of tungsten, molybdenum, tantalum, and titanium.
10. A method comprising:
transmitting an electronic signals to or from each layer of a multilayer interconnection structure comprising at least three elements formed on a substrate including a barrier layer, and a conductive seed layer, wherein the interconnection structure includes a metal alloy layer including a group IB metal and a material selected from the group consisting of iron, cobalt, and nickel.
11. The method of claim 10 , further comprising:
depositing a barrier layer exterior to the substrate, and interior to the conductive seed layer, and interior to the metal alloy layer, wherein the barrier layer is deposited prior to the depositing of the conductive seed layer.
12. The method of claim 10 , further comprising:
coupling the metal alloy layer to a contact point of the substrate, the contact point including at least one of a circuit device and a second interconnection.
13. The method of claim 12 , wherein the conductive seed layer is coupled to the contact point; and wherein the metal alloy layer is coupled to the conductive seed layer.
14. The method of claim 10 , wherein the metal alloy layer comprises tungsten.
15. The method of claim 10 , wherein the metal alloy layer comprises nickel, and tungsten.
16. The method of claim 10 , wherein the metal alloy layer comprises copper, nickel, and tungsten.
17. The method of claim 10 , wherein the metal alloy comprises:
a first material selected from the group consisting of iron, cobalt, and nickel; and
a second material selected from the group consisting of tungsten, molybdenum, tantalum, titanium, vanadium, niobium, yttrium, zirconium, ruthenium, palladium, halfnium, rhenium, and platinum.
18. The method of claim 10; wherein the metal alloy layer comprises:
copper;
a first material selected from the group consisting of iron, cobalt, and nickel; and
a second material selected from the group consisting of tungsten, molybdenum, tantalum, and titanium.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/178,656 US20050272253A1 (en) | 2002-08-27 | 2005-07-08 | Method for alloy-electroplating group IB metals with refractory metals for interconnections |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/228,539 US6930391B2 (en) | 2002-08-27 | 2002-08-27 | Method for alloy-electroplating group IB metals with refractory metals for interconnections |
US11/178,656 US20050272253A1 (en) | 2002-08-27 | 2005-07-08 | Method for alloy-electroplating group IB metals with refractory metals for interconnections |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/228,539 Continuation US6930391B2 (en) | 2002-08-27 | 2002-08-27 | Method for alloy-electroplating group IB metals with refractory metals for interconnections |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050272253A1 true US20050272253A1 (en) | 2005-12-08 |
Family
ID=31976048
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/228,539 Expired - Fee Related US6930391B2 (en) | 2002-08-27 | 2002-08-27 | Method for alloy-electroplating group IB metals with refractory metals for interconnections |
US11/178,656 Abandoned US20050272253A1 (en) | 2002-08-27 | 2005-07-08 | Method for alloy-electroplating group IB metals with refractory metals for interconnections |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/228,539 Expired - Fee Related US6930391B2 (en) | 2002-08-27 | 2002-08-27 | Method for alloy-electroplating group IB metals with refractory metals for interconnections |
Country Status (1)
Country | Link |
---|---|
US (2) | US6930391B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080277285A1 (en) * | 2007-05-08 | 2008-11-13 | Interuniversitair Microelektronica Centrum Vzw (Imec) | Bipolar electroless processing methods |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6645853B1 (en) * | 2001-12-05 | 2003-11-11 | Advanced Micro Devices, Inc. | Interconnects with improved barrier layer adhesion |
US7214605B2 (en) | 2003-10-09 | 2007-05-08 | Intel Corporation | Deposition of diffusion barrier |
US7235487B2 (en) * | 2004-05-13 | 2007-06-26 | International Business Machines Corporation | Metal seed layer deposition |
JPWO2006046487A1 (en) * | 2004-10-26 | 2008-05-22 | ローム株式会社 | Semiconductor device and manufacturing method of semiconductor device |
KR100705936B1 (en) * | 2006-06-30 | 2007-04-13 | 주식회사 하이닉스반도체 | Method for forming bitline of semiconductor device |
CN102647984B (en) | 2009-10-02 | 2015-03-25 | 埃维克辛公司 | Anti inflammatory 2-oxothiazoles and 2 -oxooxazoles |
TWI411368B (en) * | 2009-12-22 | 2013-10-01 | Unimicron Technology Corp | Method for fabricating wiring structure of wiring board |
US9694562B2 (en) * | 2010-03-12 | 2017-07-04 | Xtalic Corporation | Coated articles and methods |
US20110220511A1 (en) * | 2010-03-12 | 2011-09-15 | Xtalic Corporation | Electrodeposition baths and systems |
US20120118755A1 (en) * | 2010-03-12 | 2012-05-17 | Xtalic Corporation | Coated articles, electrodeposition baths, and related systems |
EP2518187A1 (en) * | 2011-04-26 | 2012-10-31 | Atotech Deutschland GmbH | Aqueous acidic bath for electrolytic deposition of copper |
WO2013063260A1 (en) * | 2011-10-28 | 2013-05-02 | Applied Materials, Inc. | High temperature tungsten metallization process |
JP6371312B2 (en) | 2013-01-29 | 2018-08-08 | アヴェクシン エーエス | Anti-inflammatory and anti-tumor 2-oxothiazole compounds and 2-oxothiophene compounds |
GB201413695D0 (en) | 2014-08-01 | 2014-09-17 | Avexxin As | Compound |
GB201604318D0 (en) | 2016-03-14 | 2016-04-27 | Avexxin As | Combination therapy |
KR20200141522A (en) | 2018-05-04 | 2020-12-18 | 어플라이드 머티어리얼스, 인코포레이티드 | Deposition of metal films |
CN114008251A (en) * | 2019-06-28 | 2022-02-01 | 朗姆研究公司 | Electrodeposition of cobalt tungsten films |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5391517A (en) * | 1993-09-13 | 1995-02-21 | Motorola Inc. | Process for forming copper interconnect structure |
US5442235A (en) * | 1993-12-23 | 1995-08-15 | Motorola Inc. | Semiconductor device having an improved metal interconnect structure |
US5969422A (en) * | 1997-05-15 | 1999-10-19 | Advanced Micro Devices, Inc. | Plated copper interconnect structure |
US5998292A (en) * | 1997-11-12 | 1999-12-07 | International Business Machines Corporation | Method for making three dimensional circuit integration |
US6025275A (en) * | 1996-12-19 | 2000-02-15 | Texas Instruments Incorporated | Method of forming improved thick plated copper interconnect and associated auxiliary metal interconnect |
US6121149A (en) * | 1999-04-22 | 2000-09-19 | Advanced Micro Devices, Inc. | Optimized trench/via profile for damascene filling |
US6221763B1 (en) * | 1999-04-05 | 2001-04-24 | Micron Technology, Inc. | Method of forming a metal seed layer for subsequent plating |
US6235406B1 (en) * | 1998-12-02 | 2001-05-22 | International Business Machines Corporation | Copper film including laminated impurities |
US6320263B1 (en) * | 1999-02-18 | 2001-11-20 | Advanced Micro Devices, Inc. | Semiconductor metalization barrier and manufacturing method therefor |
US6323128B1 (en) * | 1999-05-26 | 2001-11-27 | International Business Machines Corporation | Method for forming Co-W-P-Au films |
US6375708B1 (en) * | 1994-12-22 | 2002-04-23 | Osram Sylvania Inc. | Alloy for electrical contacts and electrodes and method of making |
US20020053517A1 (en) * | 2000-09-18 | 2002-05-09 | Yasuhiro Endo | Method of producing copper foil for fine wiring |
US6426281B1 (en) * | 2001-01-16 | 2002-07-30 | Taiwan Semiconductor Manufacturing Company | Method to form bump in bumping technology |
US6461225B1 (en) * | 2000-04-11 | 2002-10-08 | Agere Systems Guardian Corp. | Local area alloying for preventing dishing of copper during chemical-mechanical polishing (CMP) |
US20030111729A1 (en) * | 2001-12-19 | 2003-06-19 | Intel Corporation | Method of making semiconductor device using an interconnect |
US20050249927A1 (en) * | 2000-09-22 | 2005-11-10 | Circuit Foil Japan Co., Ltd. | Copper foil for high-density ultra-fine printed wiring board |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08107166A (en) * | 1994-10-06 | 1996-04-23 | Mitsubishi Materials Corp | Heat dissipating fin |
JP3763006B2 (en) * | 1995-01-20 | 2006-04-05 | 東邦金属株式会社 | Copper tungsten alloy and method for producing the same |
-
2002
- 2002-08-27 US US10/228,539 patent/US6930391B2/en not_active Expired - Fee Related
-
2005
- 2005-07-08 US US11/178,656 patent/US20050272253A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5391517A (en) * | 1993-09-13 | 1995-02-21 | Motorola Inc. | Process for forming copper interconnect structure |
US5442235A (en) * | 1993-12-23 | 1995-08-15 | Motorola Inc. | Semiconductor device having an improved metal interconnect structure |
US6375708B1 (en) * | 1994-12-22 | 2002-04-23 | Osram Sylvania Inc. | Alloy for electrical contacts and electrodes and method of making |
US6025275A (en) * | 1996-12-19 | 2000-02-15 | Texas Instruments Incorporated | Method of forming improved thick plated copper interconnect and associated auxiliary metal interconnect |
US5969422A (en) * | 1997-05-15 | 1999-10-19 | Advanced Micro Devices, Inc. | Plated copper interconnect structure |
US5998292A (en) * | 1997-11-12 | 1999-12-07 | International Business Machines Corporation | Method for making three dimensional circuit integration |
US6235406B1 (en) * | 1998-12-02 | 2001-05-22 | International Business Machines Corporation | Copper film including laminated impurities |
US6320263B1 (en) * | 1999-02-18 | 2001-11-20 | Advanced Micro Devices, Inc. | Semiconductor metalization barrier and manufacturing method therefor |
US6221763B1 (en) * | 1999-04-05 | 2001-04-24 | Micron Technology, Inc. | Method of forming a metal seed layer for subsequent plating |
US6121149A (en) * | 1999-04-22 | 2000-09-19 | Advanced Micro Devices, Inc. | Optimized trench/via profile for damascene filling |
US6323128B1 (en) * | 1999-05-26 | 2001-11-27 | International Business Machines Corporation | Method for forming Co-W-P-Au films |
US6461225B1 (en) * | 2000-04-11 | 2002-10-08 | Agere Systems Guardian Corp. | Local area alloying for preventing dishing of copper during chemical-mechanical polishing (CMP) |
US20020053517A1 (en) * | 2000-09-18 | 2002-05-09 | Yasuhiro Endo | Method of producing copper foil for fine wiring |
US20050249927A1 (en) * | 2000-09-22 | 2005-11-10 | Circuit Foil Japan Co., Ltd. | Copper foil for high-density ultra-fine printed wiring board |
US6426281B1 (en) * | 2001-01-16 | 2002-07-30 | Taiwan Semiconductor Manufacturing Company | Method to form bump in bumping technology |
US20030111729A1 (en) * | 2001-12-19 | 2003-06-19 | Intel Corporation | Method of making semiconductor device using an interconnect |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080277285A1 (en) * | 2007-05-08 | 2008-11-13 | Interuniversitair Microelektronica Centrum Vzw (Imec) | Bipolar electroless processing methods |
Also Published As
Publication number | Publication date |
---|---|
US20040041264A1 (en) | 2004-03-04 |
US6930391B2 (en) | 2005-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050272253A1 (en) | Method for alloy-electroplating group IB metals with refractory metals for interconnections | |
US6271591B1 (en) | Copper-aluminum metallization | |
EP0954027B1 (en) | Copper interconnection structure incorporating a metal seed layer | |
US6423433B1 (en) | Method of forming Cu-Ca-O thin films on Cu surfaces in a chemical solution and semiconductor device thereby | |
CN100399524C (en) | Electroplated CoWP composite structures as copper barrier layers | |
US6812143B2 (en) | Process of forming copper structures | |
US6368966B1 (en) | Metallization structures for microelectronic applications and process for forming the structures | |
US8008199B2 (en) | Microstructure modification in copper interconnect structure | |
US6787912B2 (en) | Barrier material for copper structures | |
US20080237053A1 (en) | Structure comprising a barrier layer of a tungsten alloy comprising cobalt and/or nickel | |
US7381643B2 (en) | Wiring structure forming method and semiconductor device | |
US7960832B2 (en) | Integrated circuit arrangement with layer stack | |
US6506668B1 (en) | Utilization of annealing enhanced or repaired seed layer to improve copper interconnect reliability | |
US6440849B1 (en) | Microstructure control of copper interconnects | |
US20020105082A1 (en) | Method for forming interconnects on semiconductor substrates and structures formed | |
CN101016638A (en) | Method for direct electroplating of copper onto a non-copper plateable layer | |
US20060091551A1 (en) | Differentially metal doped copper damascenes | |
Joi et al. | Interface engineering strategy utilizing electrochemical ALD of Cu-Zn for enabling metallization of sub-10 nm semiconductor device nodes | |
US7268075B2 (en) | Method to reduce the copper line roughness for increased electrical conductivity of narrow interconnects (<100nm) | |
US20080156636A1 (en) | Homogeneous Copper Interconnects for BEOL | |
US20050206000A1 (en) | Barrier for copper integrated circuits | |
US7247554B2 (en) | Method of making integrated circuits using ruthenium and its oxides as a Cu diffusion barrier | |
KR19990013553A (en) | Semiconductor device and semiconductor device manufacturing process | |
US6900127B2 (en) | Multilayer integrated circuit copper plateable barriers | |
EP1125007B1 (en) | Submicron metallization using electrochemical deposition |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |