US20050282325A1 - Structure and method to improve channel mobility by gate electrode stress modification - Google Patents
Structure and method to improve channel mobility by gate electrode stress modification Download PDFInfo
- Publication number
- US20050282325A1 US20050282325A1 US11/201,163 US20116305A US2005282325A1 US 20050282325 A1 US20050282325 A1 US 20050282325A1 US 20116305 A US20116305 A US 20116305A US 2005282325 A1 US2005282325 A1 US 2005282325A1
- Authority
- US
- United States
- Prior art keywords
- transistor
- stress
- gate
- channel
- alloy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims description 33
- 230000004048 modification Effects 0.000 title description 2
- 238000012986 modification Methods 0.000 title description 2
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 40
- 229910052751 metal Inorganic materials 0.000 claims abstract description 28
- 239000002184 metal Substances 0.000 claims abstract description 28
- 229910045601 alloy Inorganic materials 0.000 claims abstract description 21
- 239000000956 alloy Substances 0.000 claims abstract description 21
- 239000000463 material Substances 0.000 claims abstract description 18
- 239000004065 semiconductor Substances 0.000 claims abstract description 12
- 230000001105 regulatory effect Effects 0.000 claims abstract description 7
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 48
- 238000000151 deposition Methods 0.000 claims description 8
- 150000002739 metals Chemical class 0.000 claims description 5
- 238000005275 alloying Methods 0.000 claims description 3
- 230000008021 deposition Effects 0.000 claims description 2
- 229910052763 palladium Inorganic materials 0.000 claims description 2
- 229910052759 nickel Inorganic materials 0.000 claims 1
- 239000000758 substrate Substances 0.000 abstract description 20
- 229910021140 PdSi Inorganic materials 0.000 abstract description 8
- 230000000295 complement effect Effects 0.000 abstract description 6
- 229910005883 NiSi Inorganic materials 0.000 abstract description 5
- 230000005669 field effect Effects 0.000 abstract description 5
- 229910018999 CoSi2 Inorganic materials 0.000 abstract 1
- 230000008569 process Effects 0.000 description 14
- 238000013461 design Methods 0.000 description 10
- 238000004519 manufacturing process Methods 0.000 description 10
- 230000000694 effects Effects 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 7
- 230000000903 blocking effect Effects 0.000 description 6
- 238000002955 isolation Methods 0.000 description 5
- 230000002829 reductive effect Effects 0.000 description 5
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 4
- 238000009826 distribution Methods 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 230000010354 integration Effects 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000001010 compromised effect Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 230000000704 physical effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- 229910019001 CoSi Inorganic materials 0.000 description 1
- 208000033999 Device damage Diseases 0.000 description 1
- 108091006149 Electron carriers Proteins 0.000 description 1
- -1 PdSi Chemical compound 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 125000001475 halogen functional group Chemical group 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000002441 reversible effect Effects 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7845—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being a conductive material, e.g. silicided S/D or Gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823835—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present invention generally relates to the manufacture of transistors for integrated circuits and, more particularly, to the production of complementary pairs of field effect transistors of enhanced performance at extremely small scale.
- LDD lightly doped drain
- FET field effect transistor
- a principal factor in maintaining adequate performance in field effect transistors is carrier mobility which affects the amount current or charge which may flow (as electrons or holes) in a doped semiconductor channel under control of a voltage placed on a gate electrode insulated from the channel by a very thin dielectric.
- Reduced carrier mobility in an FET reduces not only the switching speed/slew rate of a given transistor but also reduces the difference between “on” resistance to “off” resistance. This latter effect increases susceptibility to noise and reduces the number of and/or speed at which downstream transistor gates (capacitive loads) can be driven.
- STI shallow trench isolation
- etch-stop layers etch-stop layers
- silicide silicide
- Prior art methods to strain Si channels include using SiGe which imparts stress from the bottom of the channel, while methods using STI materials and SiN etch stop layers impart longitudinal stress from the sides.
- such structures can generally be made of only one type; to produce tensile stress or compressive stress but not both. Therefore, in integrated circuit designs using both pFET and nFET transistors and CMOS technology (in which the logic is implemented principally by complementary pMOS and nMOS transistor pairs), in particular, an enhancement of carrier mobility on one type of transistor was necessarily accompanied by degradation of carrier mobility in the other or complementary type of transistor; yielding little, if any, net performance gain although theoretically usable to improve symmetry of operation of a CMOS pair.
- stress of a single type produced by such structures and/or over many areas which may exceed transistor size tends to cause warping or curling of the wafer or substrate which compromises later lithographic processes such as the formation of contacts and connections or, in severe cases, chip or wafer cracking; reducing manufacturing yield or (in rare cases) reliability after being put into service.
- the stress levels produced by such structures were generally difficult to control particularly since the structure dimensions are often dictated by other design concerns, such as isolation and breakdown voltages.
- such structures may present severe topography on the surface of a chip or wafer which may compromise subsequent manufacturing processes.
- a method of adjusting carrier mobility in semiconductor devices comprising the steps of depositing a metal or combination of metals to contact either the first or second transistor gate structure, and alloying the metal with the transistor gate structure to form a first stressed silicide within the transistor gate.
- a first stress is created within the channel of the selected transistor without producing a stress in the channel of the other transistor.
- a second stressed silicide may be formed in the other transistor to provide stress in its channel, but that does not effect the stress on the channel within the first transistor.
- an apparatus that adjusts carrier mobility in semiconductor devices comprising a substrate, a first and second transistor each having a gate dielectric, gate electrode, and source, drain, and gate regions, formed on said substrate, a first stressed silicide gate providing tensile stress at least in one channel of first transistor and a second stressed silicide providing compressive stress at least in one channel of second transistor.
- FIGS. 1 a, 1 b, and 1 c provide a cross-sectional view of the progression of the first steps in creating the CMOS transistor including the initial Si substrate ( FIG. 1 a ), forming device isolation ( FIG. 1 b ), and gate oxidation ( FIG. 1 c ).
- FIG. 2 is a cross-sectional view of the second step in creating the CMOS transistor comprising the deposit of gate electrode material.
- FIG. 3 is a cross-sectional view of the third step in creating the CMOS transistor comprising the application of a hard mask, a photo-resist and the patterning of said photo-resist.
- FIG. 4 is a cross-sectional view of the fourth step in creating the CMOS transistor comprising the removal of said photo-resist and etching the gate stack material.
- FIG. 5 is a cross-sectional view of the fifth step in creating the CMOS transistor comprising the implantation of extensions, the creation of spacers, followed by the source drain implants, followed by junction anneal and silicide.
- FIG. 6 is a cross-sectional view of the sixth step in creating the CMOS transistor comprising the deposit of an SiN liner.
- FIG. 7 is a cross-sectional view of the seventh step in creating the CMOS transistor comprising the deposit of an oxide film followed by CMP to the top of the gate stack.
- FIG. 8 is a cross-sectional view of the eighth step in creating the CMOS transistor comprising the patterning of an oxide or nitride film using photolithography and etch process to block the nFET regions during pFET silicidation.
- FIG. 9 is a cross-sectional view of the ninth step in creating the CMOS transistor comprising the deposit of metal to the top of the wafer to form the tensile-silicide.
- FIG. 10 is a cross-sectional view of the tenth step in creating the CMOS transistor comprising the reaction of first silicide with applied metal using a standard RTA process and the removal of excess unreacted metal.
- FIG. 11 is a cross-sectional view of the eleventh step in creating the CMOS transistor comprising the removal of the nFET blocking layer using a dry or wet etching process and the application of a pFET blocking layer and the application of metal making contact with the nFET gate.
- FIG. 12 is a cross-sectional view of the twelfth step in creating the CMOS transistor comprising the forming of the second silicide using a conventional RTA process followed by the removal of the unreacted metal and the pFET blocking layer, the final preferred embodiment is shown.
- FIG. 13 is a cross-sectional depiction of the compressive and tensile stresses created in the substrate and gate area using a cobalt silicide (CoSi 2 ) gate structure.
- FIG. 14 is a cross-sectional depiction of the compressive and tensile stresses created in the substrate and gate area using a palladium silicide gate structure.
- FIG. 15 is a cross-sectional depiction of a Tri-gate device that allows the channel to have further increased stress and carrier mobility in an FET with improved gate control of the channel.
- a prepared substrate 22 e.g. Si, strained Si, SiGe, Ge, SOI, or any other semiconductor substrate
- an isolation device 23 such as shallow trench isolation (STI) on said substrate 22 serving to define n-well and p-well regions of the substrate 22
- an oxidized layer 21 over the substrate to later be formed into gate dielectrics.
- a semiconductor material 20 e.g. silicon or germanium
- This material 20 is deposited across the entire wafer, as illustrated in FIG. 2 . This material 20 , as illustrated in FIG.
- the photo-resist 25 is patterned into at least two sections 251 , 252 directly over the desired pFET and nFET gate electrode areas.
- the photo-resist sections 251 / 252 are then used to remove exposed areas of the hard mask into at least two sections 241 / 242 of the same planar dimensions as the photo-resist sections 251 / 252 .
- the photo-resist 25 is removed after patterning the hard mask 24 and the material 20 and the gate oxide are etched into at least two separate gate stacks defining the nFET and pFET on the substrate 22 each respectively comprising a thin layer of the remaining gate oxide 212 / 211 , a gate electrode 202 / 201 , and a hard mask 242 / 241 .
- extensions 26 are implanted, spacers 27 are formed, and followed by source/drain implants 34 , followed by junction anneal and silicide or alloy of other semiconductor material (sometimes collectively referred to as “silicide” even when no silicon is included) 35 formation and impurity diffusion to the locations, as illustrated in FIG. 5 .
- An SiN liner 28 is applied to the entire wafer, as illustrated in FIG. 6 .
- An oxide film 29 is then deposited, followed by CMP to the top of the gate stack, thereby creating a planar surface across the entire wafer at the top of the gates, removing the hard masks 242 / 241 as illustrated in FIG. 7 .
- FIG. 8 an intermediate structure is shown in which an oxide or nitride film 30 is patterned using a photolithography and etch process to block the nFET regions to prepare for pFET silicidation.
- a metal 31 to form the tensile alloy or silicide (e.g. CoSi 2 ) is deposited on the entire wafer.
- the tensile silicide forms in the gate area 201 as the gate material 20 reacts with the metal 31 .
- Tensile silicide is desired in the gate of the pFET so that it creates compressive stress within the channel 341 , a condition which increases hole mobility, thereby enhancing performance.
- This first alloy or silicide 201 (hereinafter sometimes simply “silicide”, as is preferred, although the invention can be practiced with other semiconductor materials) is reacted using, for example a standard RTA process, after which the excess unreacted metal is removed as shown in FIG. 10 .
- the blocking layer 30 is then removed from over the nFET and a new blocking layer 32 is positioned over the pFET region allowing another metal 33 to only contact the nFET gate 202 when applied, as illustrated in FIG. 11 .
- the second silicide is formed using, for example, a conventional RTA process.
- the second alloy or silicide (exhibiting compressive properties) is formed on contact with the nFET gate. It is desirable for the nFET gate to exhibit compressive properties in order to apply a tensile stress to the nFET channel 342 . Tensile stress on the nFET channel 342 is known to increase electron mobility and enhance nFET performance.
- FIG. 12 The unreacted metal and the blocking layer 32 over the pFET are removed to result in the final configuration of a preferred embodiment of the invention, illustrated in FIG. 12 which may be completed with connections, passivation layer and the like in a known manner.
- CoSi 2 films are extremely tensile while NiSi is much less tensile and PdSi is extremely compressive. Similar effects are known for other alloys (e.g. of Ge or SiGe).
- This invention utilizes these alloy or silicide properties specifically to achieve a desired degree of electron and hole mobility by forming a structure and method of imparting compressive stress to the pFET channel while preventing compressive stress from being imparted to the nFET channel, and vice versa through choice of metal(s) for formation of the silicide. Any combination of these silicides and thicknesses may be used to optimize stress and therefore carrier mobility in the respective transistor channels as well as the work function of the gate to achieve a desired switching threshold.
- the gate may be useful to form the gate with a combination of NiSi or CoSi 2 for the bottom portion of the gate stack (proximate to the channel) and PdSi for the top portion of the gate electrode.
- This can be accomplished by recessing the poly Si gate 201 or 202 , forming the NiSi or CoSi 2 and then depositing more poly Si, performing CMP and then reacting the Pd to form PdSi.
- One main advantage of this is that if the gate is completely silicided, or nearly so, then the silicide closest to the channel region can be used to engineer the work function of the gate while the silicide on the top part of the gate can be used to engineer the channel stress.
- first silicide layer and a much thicker second silicide layer to impart the channel stress.
- Hole and electron carrier mobility may thus be enhanced or regulated to any desired degree within the range of effects of tensile and compressive forces thereon available from the silicide while allowing full freedom of gate work function design.
- FIG. 13 illustrates the contours for stress in the CoSi gate stack (located in the pFET gate) using dashed lines to illustrate the distribution of compressive stress and solid lines to illustrate the distribution of tensile stress.
- the stresses are displayed over a cross-sectional view of the channel area 341 located directly beneath the CoSi 2 gate 201 .
- the extremely tensile CoSi 2 gate expands significantly providing the source of all the stress patterns shown, and resulting in a highly compressive condition within the channel region of the substrate 22 a.
- the compressive stress is the strongest in substrate region 22 a and lessens as the stress fans out to substrate area 22 e.
- the sign of the stress is changed abruptly at the gate edge.
- FIG. 14 illustrates the contours for stress in the PdSi gate stack (located in the nFET gate) using dashed lines to illustrate the distribution of compressive stress and solid lines to illustrate the distribution of tensile stress.
- the graphical stresses are displayed over a cross-sectional view of the channel area 342 located directly beneath the PdSi gate 202 .
- the extremely compressive PdSi gate contracts significantly providing the source of all the stress patterns shown, and resulting in a highly tensile condition within the channel region of the substrate 22 a.
- the tensile stress is the strongest in substrate region 22 a at the gate edge and lessens as the stress fans out to substrate area 22 e.
- FIG. 15 illustrates a narrow width channel FET, sometimes referred to as a FinFET, or Tri-gate device representing either the nFET or pFET of a CMOS pair.
- This geometry for the active Si region 38 has been of recent interest for high performance FETs at small size requirements and is particularly suited to enhancement in accordance with the present invention.
- a device having the structure in which the gate 20 wraps around the active area 38 is used.
- the gate electrode 20 is reacted with a metal to form a stressed silicide (e.g. PdSi, CoSi 2 , or NiSi) that covers the active Si region 38 on at least three sides.
- a stressed silicide e.g. PdSi, CoSi 2 , or NiSi
- the silicide locations may be regulated by deposition of silicon, possibly in several stages, (each)followed by a well-regulated thickness of metal and silicide formation by annealing at a well-regulated temperature.
- This structure results in stresses developed along both vertical portions of the Si 37 a and 37 b as well as the horizontal region of the Si 36 .
- the strain induced in the channel by each side of the gate is additive significantly increased and the stress from each vertical and horizontal portion of the gate can enhance the carrier mobility for all three portions of the channel 37 a, 37 b, and 36 .
- the invention provides a method and structure for controlling or improving the carrier mobility in both nFETs and pFETs on the same chip without compromise of manufacturing yield or adverse effects on previously formed structures or later performed processes and which can be readily controlled without compromising manufacturing yield and requiring only a few additional but well-understood processes. Since compressive and tensile forces, although potentially substantial, are applied to relatively small respective areas (in comparison to chip thickness) there is no tendency of the chip or wafer to warp or curl primarily because tensile and compressive stress areas are interspersed and secondarily because stresses are applied only in the relatively small gate area coextensive with the channel.
- silicides does not add area to the transistors, but simply reengineers the materials therein in order to greatly enhance performance, the severity of the topography, the dimensional scale, and integration density are not altered or compromised.
- an “improvement” in carrier mobility may generally connote an increase therein, a reduction in carrier mobility may be provided by the same process merely by exchanging the silicide material relative to the transistor types to thus reverse the types of tensile or compressive forces that are applied to respective transistor conduction/impurity types.
- alternate materials can be used to further regulate the magnitude of the channel stresses.
- the order of silicide formation may also be changed between transistors since the processes are decoupled by masking.
Abstract
Description
- 1. Field of the Invention
- The present invention generally relates to the manufacture of transistors for integrated circuits and, more particularly, to the production of complementary pairs of field effect transistors of enhanced performance at extremely small scale.
- 2. Description of the Prior Art
- Performance and economic factors of integrated circuit design and manufacture have caused the scale of elements (e.g. transistors, capacitors and the like) of integrated circuits to be drastically reduced in size and increased in proximity on a chip. That is, increased integration density and proximity of elements reduces the signal propagation path length and reduces signal propagation time and susceptibility to noise and increase of possible clock rates while the reduction in element size necessary for increased integration density increases the ratio of functionality which can be provided on a chip to the costs of production (e.g. wafer/chip area and process materials) per chip and, potentially, the cost of devices containing the chips by reducing the number of inter-chip and inter-board connections required as the goal of a system-on-a-chip is approached.
- However, the immutable material properties and physical effects by which transistors and other elements function is invariably compromised as the scale of integrated circuit elements is reduced. In response, many improvements in transistor design have been made to maintain suitable levels of performance of these elements. For example, lightly doped drain (LDD) structures (now generally referred to as extension implants since heavier doping levels have been required in current minimum feature size regimes), halo implants and graded impurity profiles have been employed to counteract short channel and punch-through effects and the like, particularly in field effect transistors (FETs) which have become the active device of choice for all but the highest frequency devices. Reduction in device scale has also required operation at reduced voltages to maintain adequate performance without device damage even though operating margins may be reduced.
- A principal factor in maintaining adequate performance in field effect transistors is carrier mobility which affects the amount current or charge which may flow (as electrons or holes) in a doped semiconductor channel under control of a voltage placed on a gate electrode insulated from the channel by a very thin dielectric. Reduced carrier mobility in an FET reduces not only the switching speed/slew rate of a given transistor but also reduces the difference between “on” resistance to “off” resistance. This latter effect increases susceptibility to noise and reduces the number of and/or speed at which downstream transistor gates (capacitive loads) can be driven. Even during the early development of metal-oxide-semiconductor (MOS) field effect transistors and complementary MOS (CMOS) devices (widely used in integrated circuits at the present time), in particular, carrier mobility was a design concern and often required a pMOS device to be made several times as large as a complementary nMOS device with which it was paired in order to obtain reasonably symmetrical operation of the CMOS pair in view of the difference in carrier mobility between electrons, the principal carrier in nMOS devices and holes, the principal carrier in pMOS devices. In more recent and critical designs, it has been shown that carrier mobility degrades in deeply scaled bulk MOS devices due to the heavy doping required to suppress short-channel effects and ultra-thin oxide effects.
- It has also been shown theoretically and confirmed experimentally that mechanical stress in the channel region of an FET can increase or decrease carrier mobility significantly; depending on the sign of the stress (e.g. tensile or compressive) and the carrier type (e.g. electron or hole). Tensile stress increases electron mobility and decreases hole mobility while compressive stress increases hole mobility while decreasing electron mobility in the doped semiconductor crystal lattice forming the transistor channel. This phenomenon is well-recognized and theories concerning the physical effects by which it occurs are, in any event, unimportant to its exploitation. In this regard, numerous structures and materials have been proposed for inducing tensile or compressive force in a semiconductor material, such as shallow trench isolation (STI) structures, gate spacers, etch-stop layers and silicide which are generally included in integrated circuit designs. Prior art methods to strain Si channels include using SiGe which imparts stress from the bottom of the channel, while methods using STI materials and SiN etch stop layers impart longitudinal stress from the sides.
- However, there are issues, well known to those skilled in the art, regarding the SiGe buffer layer or implanted-anneal-buffer approach with a strained Si cap, including dislocations that impact yield severely along with significant trouble containing arsenic diffusion enhancements, cost, and excessive complexity. The STI approach is less costly but is not self-aligned to the gate and has external resistance (RX) size sensitivity. The approach of using nitride etch stop layers to create stress (while worth pursuing only because it is relatively inexpensive) does give some benefit, but the gain is relatively marginal.
- Further, at the present state of the art, such structures can generally be made of only one type; to produce tensile stress or compressive stress but not both. Therefore, in integrated circuit designs using both pFET and nFET transistors and CMOS technology (in which the logic is implemented principally by complementary pMOS and nMOS transistor pairs), in particular, an enhancement of carrier mobility on one type of transistor was necessarily accompanied by degradation of carrier mobility in the other or complementary type of transistor; yielding little, if any, net performance gain although theoretically usable to improve symmetry of operation of a CMOS pair. Moreover, stress of a single type produced by such structures and/or over many areas which may exceed transistor size tends to cause warping or curling of the wafer or substrate which compromises later lithographic processes such as the formation of contacts and connections or, in severe cases, chip or wafer cracking; reducing manufacturing yield or (in rare cases) reliability after being put into service. Further, the stress levels produced by such structures were generally difficult to control particularly since the structure dimensions are often dictated by other design concerns, such as isolation and breakdown voltages. Further, such structures may present severe topography on the surface of a chip or wafer which may compromise subsequent manufacturing processes.
- It is therefore an object of the present invention to provide a method and structure which can provide tensile and compressive stresses on different electronic element structures on the same chip or wafer.
- It is another object of the invention to provide a method and structure which can be easily and repeatably formed with high manufacturing yield which does not adversely affect the chip or wafer or earlier- or later-conducted manufacturing processes in which tensile and compressive stress levels may be readily controlled.
- It is yet another object of the invention to provide a method and structure which can be relatively free from warping as a result of multiple opposing stresses being alternately applied across a substrate with a net distortion nearing zero.
- In order to accomplish these and other objects of the invention, a method of adjusting carrier mobility in semiconductor devices is provided comprising the steps of depositing a metal or combination of metals to contact either the first or second transistor gate structure, and alloying the metal with the transistor gate structure to form a first stressed silicide within the transistor gate. A first stress is created within the channel of the selected transistor without producing a stress in the channel of the other transistor. Likewise, a second stressed silicide may be formed in the other transistor to provide stress in its channel, but that does not effect the stress on the channel within the first transistor.
- In accordance with another object of the invention an apparatus is provided that adjusts carrier mobility in semiconductor devices comprising a substrate, a first and second transistor each having a gate dielectric, gate electrode, and source, drain, and gate regions, formed on said substrate, a first stressed silicide gate providing tensile stress at least in one channel of first transistor and a second stressed silicide providing compressive stress at least in one channel of second transistor.
- The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
-
FIGS. 1 a, 1 b, and 1 c provide a cross-sectional view of the progression of the first steps in creating the CMOS transistor including the initial Si substrate (FIG. 1 a), forming device isolation (FIG. 1 b), and gate oxidation (FIG. 1 c). -
FIG. 2 is a cross-sectional view of the second step in creating the CMOS transistor comprising the deposit of gate electrode material. -
FIG. 3 is a cross-sectional view of the third step in creating the CMOS transistor comprising the application of a hard mask, a photo-resist and the patterning of said photo-resist. -
FIG. 4 is a cross-sectional view of the fourth step in creating the CMOS transistor comprising the removal of said photo-resist and etching the gate stack material. -
FIG. 5 is a cross-sectional view of the fifth step in creating the CMOS transistor comprising the implantation of extensions, the creation of spacers, followed by the source drain implants, followed by junction anneal and silicide. -
FIG. 6 is a cross-sectional view of the sixth step in creating the CMOS transistor comprising the deposit of an SiN liner. -
FIG. 7 is a cross-sectional view of the seventh step in creating the CMOS transistor comprising the deposit of an oxide film followed by CMP to the top of the gate stack. -
FIG. 8 is a cross-sectional view of the eighth step in creating the CMOS transistor comprising the patterning of an oxide or nitride film using photolithography and etch process to block the nFET regions during pFET silicidation. -
FIG. 9 is a cross-sectional view of the ninth step in creating the CMOS transistor comprising the deposit of metal to the top of the wafer to form the tensile-silicide. -
FIG. 10 is a cross-sectional view of the tenth step in creating the CMOS transistor comprising the reaction of first silicide with applied metal using a standard RTA process and the removal of excess unreacted metal. -
FIG. 11 is a cross-sectional view of the eleventh step in creating the CMOS transistor comprising the removal of the nFET blocking layer using a dry or wet etching process and the application of a pFET blocking layer and the application of metal making contact with the nFET gate. -
FIG. 12 is a cross-sectional view of the twelfth step in creating the CMOS transistor comprising the forming of the second silicide using a conventional RTA process followed by the removal of the unreacted metal and the pFET blocking layer, the final preferred embodiment is shown. -
FIG. 13 is a cross-sectional depiction of the compressive and tensile stresses created in the substrate and gate area using a cobalt silicide (CoSi2) gate structure. -
FIG. 14 is a cross-sectional depiction of the compressive and tensile stresses created in the substrate and gate area using a palladium silicide gate structure. -
FIG. 15 is a cross-sectional depiction of a Tri-gate device that allows the channel to have further increased stress and carrier mobility in an FET with improved gate control of the channel. - It should be appreciated in the course of the following discussion of
FIGS. 1-12 that the embodiment which will be described is that which is expected to be the most advantageous in most applications and integrated circuits designs and thus allow the most complete appreciation and understanding of the invention to be conveyed. That is, the embodiment and variants thereof which will be described below will illustrate application of variable amounts of tensile and compressive stresses to respective adjacent transistors on a single chip and provide enhancement or other regulation of carrier mobility. However, the principles of the invention described in connection with this embodiment can also be applied to provide any desired amount of stress of either sign to adjacent transistors in any design and for any purpose. - Referring now to the drawings, and more particularly to
FIGS. 1 a, 1 b, and 1 c, the first stages in making the preferred embodiment of the invention are shown including a prepared substrate 22 (e.g. Si, strained Si, SiGe, Ge, SOI, or any other semiconductor substrate), the formation of anisolation device 23 such as shallow trench isolation (STI) on saidsubstrate 22 serving to define n-well and p-well regions of thesubstrate 22, followed by the formation of an oxidizedlayer 21 over the substrate to later be formed into gate dielectrics. Following oxidation, a semiconductor material 20 (e.g. silicon or germanium) suitable for forming gate electrodes is deposited across the entire wafer, as illustrated inFIG. 2 . Thismaterial 20, as illustrated inFIG. 3 , is covered with ahard mask material 24 followed by a photo-resist layer 25. The photo-resist 25 is patterned into at least twosections resist sections 251/252 are then used to remove exposed areas of the hard mask into at least twosections 241/242 of the same planar dimensions as the photo-resist sections 251/252. - Referring now to
FIG. 4 , the photo-resist 25 is removed after patterning thehard mask 24 and thematerial 20 and the gate oxide are etched into at least two separate gate stacks defining the nFET and pFET on thesubstrate 22 each respectively comprising a thin layer of theremaining gate oxide 212/211, agate electrode 202/201, and ahard mask 242/241. - Following the creation of the gates,
extensions 26 are implanted,spacers 27 are formed, and followed by source/drain implants 34, followed by junction anneal and silicide or alloy of other semiconductor material (sometimes collectively referred to as “silicide” even when no silicon is included) 35 formation and impurity diffusion to the locations, as illustrated inFIG. 5 . - An
SiN liner 28 is applied to the entire wafer, as illustrated inFIG. 6 . Anoxide film 29 is then deposited, followed by CMP to the top of the gate stack, thereby creating a planar surface across the entire wafer at the top of the gates, removing thehard masks 242/241 as illustrated inFIG. 7 . - Referring now to
FIG. 8 , an intermediate structure is shown in which an oxide ornitride film 30 is patterned using a photolithography and etch process to block the nFET regions to prepare for pFET silicidation. - Next, as illustrated in
FIG. 9 , ametal 31 to form the tensile alloy or silicide (e.g. CoSi2) is deposited on the entire wafer. The tensile silicide forms in thegate area 201 as thegate material 20 reacts with themetal 31. Tensile silicide is desired in the gate of the pFET so that it creates compressive stress within the channel 341, a condition which increases hole mobility, thereby enhancing performance. - This first alloy or silicide 201 (hereinafter sometimes simply “silicide”, as is preferred, although the invention can be practiced with other semiconductor materials) is reacted using, for example a standard RTA process, after which the excess unreacted metal is removed as shown in
FIG. 10 . Theblocking layer 30 is then removed from over the nFET and anew blocking layer 32 is positioned over the pFET region allowing anothermetal 33 to only contact thenFET gate 202 when applied, as illustrated inFIG. 11 . - As with the first silicide, the second silicide is formed using, for example, a conventional RTA process. On contact with the nFET gate, the second alloy or silicide (exhibiting compressive properties) is formed. It is desirable for the nFET gate to exhibit compressive properties in order to apply a tensile stress to the nFET channel 342. Tensile stress on the nFET channel 342 is known to increase electron mobility and enhance nFET performance.
- The unreacted metal and the
blocking layer 32 over the pFET are removed to result in the final configuration of a preferred embodiment of the invention, illustrated inFIG. 12 which may be completed with connections, passivation layer and the like in a known manner. - It is important to observe that, as illustrated, neither the
tensile silicide 201 nor thecompressive silicide 202 reach their respective channels 341, 342. This unreacted Si (preferably of about 100Å thickness) within the gate area is in place to avoid a change of work function and threshold and possible effects on gate oxide integrity. This process is regulated by precise measurements of poly thickness and a precisely deposited thickness of metal so that reacted silicide does not contact the Si located in the channel. Precise temperature control is also used in creating the desired reaction and silicide location. - It is known that CoSi2 films are extremely tensile while NiSi is much less tensile and PdSi is extremely compressive. Similar effects are known for other alloys (e.g. of Ge or SiGe). This invention utilizes these alloy or silicide properties specifically to achieve a desired degree of electron and hole mobility by forming a structure and method of imparting compressive stress to the pFET channel while preventing compressive stress from being imparted to the nFET channel, and vice versa through choice of metal(s) for formation of the silicide. Any combination of these silicides and thicknesses may be used to optimize stress and therefore carrier mobility in the respective transistor channels as well as the work function of the gate to achieve a desired switching threshold. For example, it may be useful to form the gate with a combination of NiSi or CoSi2 for the bottom portion of the gate stack (proximate to the channel) and PdSi for the top portion of the gate electrode. This can be accomplished by recessing the
poly Si gate -
FIG. 13 illustrates the contours for stress in the CoSi gate stack (located in the pFET gate) using dashed lines to illustrate the distribution of compressive stress and solid lines to illustrate the distribution of tensile stress. The stresses are displayed over a cross-sectional view of the channel area 341 located directly beneath the CoSi2 gate 201. The extremely tensile CoSi2 gate expands significantly providing the source of all the stress patterns shown, and resulting in a highly compressive condition within the channel region of the substrate 22 a. The compressive stress is the strongest in substrate region 22 a and lessens as the stress fans out to substrate area 22 e. The sign of the stress is changed abruptly at the gate edge. -
FIG. 14 illustrates the contours for stress in the PdSi gate stack (located in the nFET gate) using dashed lines to illustrate the distribution of compressive stress and solid lines to illustrate the distribution of tensile stress. The graphical stresses are displayed over a cross-sectional view of the channel area 342 located directly beneath thePdSi gate 202. The extremely compressive PdSi gate contracts significantly providing the source of all the stress patterns shown, and resulting in a highly tensile condition within the channel region of the substrate 22 a. The tensile stress is the strongest in substrate region 22 a at the gate edge and lessens as the stress fans out to substrate area 22 e. -
FIG. 15 illustrates a narrow width channel FET, sometimes referred to as a FinFET, or Tri-gate device representing either the nFET or pFET of a CMOS pair. This geometry for theactive Si region 38 has been of recent interest for high performance FETs at small size requirements and is particularly suited to enhancement in accordance with the present invention. In one embodiment, a device having the structure in which thegate 20 wraps around theactive area 38 is used. Thegate electrode 20 is reacted with a metal to form a stressed silicide (e.g. PdSi, CoSi2, or NiSi) that covers theactive Si region 38 on at least three sides. Again, the silicide locations may be regulated by deposition of silicon, possibly in several stages, (each)followed by a well-regulated thickness of metal and silicide formation by annealing at a well-regulated temperature. This structure results in stresses developed along both vertical portions of theSi Si 36. In this configuration, the strain induced in the channel by each side of the gate is additive significantly increased and the stress from each vertical and horizontal portion of the gate can enhance the carrier mobility for all three portions of thechannel - In view of the foregoing, it is seen that the invention provides a method and structure for controlling or improving the carrier mobility in both nFETs and pFETs on the same chip without compromise of manufacturing yield or adverse effects on previously formed structures or later performed processes and which can be readily controlled without compromising manufacturing yield and requiring only a few additional but well-understood processes. Since compressive and tensile forces, although potentially substantial, are applied to relatively small respective areas (in comparison to chip thickness) there is no tendency of the chip or wafer to warp or curl primarily because tensile and compressive stress areas are interspersed and secondarily because stresses are applied only in the relatively small gate area coextensive with the channel. Further, since the addition of silicides does not add area to the transistors, but simply reengineers the materials therein in order to greatly enhance performance, the severity of the topography, the dimensional scale, and integration density are not altered or compromised. It should be appreciated that while an “improvement” in carrier mobility may generally connote an increase therein, a reduction in carrier mobility may be provided by the same process merely by exchanging the silicide material relative to the transistor types to thus reverse the types of tensile or compressive forces that are applied to respective transistor conduction/impurity types. Additionally, alternate materials can be used to further regulate the magnitude of the channel stresses. The order of silicide formation may also be changed between transistors since the processes are decoupled by masking.
- While the invention has been described in terms of a single preferred embodiment, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (11)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/201,163 US20050282325A1 (en) | 2003-10-30 | 2005-08-11 | Structure and method to improve channel mobility by gate electrode stress modification |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/695,752 US6977194B2 (en) | 2003-10-30 | 2003-10-30 | Structure and method to improve channel mobility by gate electrode stress modification |
US11/201,163 US20050282325A1 (en) | 2003-10-30 | 2005-08-11 | Structure and method to improve channel mobility by gate electrode stress modification |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/695,752 Continuation US6977194B2 (en) | 2003-10-30 | 2003-10-30 | Structure and method to improve channel mobility by gate electrode stress modification |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050282325A1 true US20050282325A1 (en) | 2005-12-22 |
Family
ID=34550000
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/695,752 Expired - Lifetime US6977194B2 (en) | 2003-10-30 | 2003-10-30 | Structure and method to improve channel mobility by gate electrode stress modification |
US11/175,223 Expired - Fee Related US7750410B2 (en) | 2003-10-30 | 2005-07-07 | Structure and method to improve channel mobility by gate electrode stress modification |
US11/201,163 Abandoned US20050282325A1 (en) | 2003-10-30 | 2005-08-11 | Structure and method to improve channel mobility by gate electrode stress modification |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/695,752 Expired - Lifetime US6977194B2 (en) | 2003-10-30 | 2003-10-30 | Structure and method to improve channel mobility by gate electrode stress modification |
US11/175,223 Expired - Fee Related US7750410B2 (en) | 2003-10-30 | 2005-07-07 | Structure and method to improve channel mobility by gate electrode stress modification |
Country Status (2)
Country | Link |
---|---|
US (3) | US6977194B2 (en) |
CN (1) | CN1612326B (en) |
Cited By (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050082634A1 (en) * | 2003-10-16 | 2005-04-21 | International Business Machines Corporation | High performance strained cmos devices |
US20050158955A1 (en) * | 2004-01-16 | 2005-07-21 | International Business Machines Corporation | Method and apparatus to increase strain effect in a transistor channel |
US20060043502A1 (en) * | 2003-11-26 | 2006-03-02 | International Business Machines Corporation | Structure and method to fabricate finfet devices |
US20060073649A1 (en) * | 2003-09-09 | 2006-04-06 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
US20060124974A1 (en) * | 2004-12-15 | 2006-06-15 | International Business Machines Corporation | Structure and method to generate local mechanical gate stress for mosfet channel mobility modification |
US20060163608A1 (en) * | 2004-01-16 | 2006-07-27 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon silicon mosfets |
US7144767B2 (en) | 2003-09-23 | 2006-12-05 | International Business Machines Corporation | NFETs using gate induced stress modulation |
US20070158763A1 (en) * | 2006-01-11 | 2007-07-12 | Anderson Brent A | Semiconductor transistors with expanded top portions of gates |
US20070269970A1 (en) * | 2006-05-19 | 2007-11-22 | International Business Machines Corporation | Structure and method for forming cmos devices with intrinsically stressed silicide using silicon nitride cap |
US20080001227A1 (en) * | 2006-06-29 | 2008-01-03 | International Business Machines Corporation | Structure and method for manufacturing double gate finfet with asymmetric halo |
US20080138969A1 (en) * | 2006-12-01 | 2008-06-12 | Akio Kaneko | Method of Manufacturing Semiconductor Device |
US20080217696A1 (en) * | 2004-01-16 | 2008-09-11 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
US20080299717A1 (en) * | 2007-05-31 | 2008-12-04 | Winstead Brian A | Method of forming a semiconductor device featuring a gate stressor and semiconductor device |
US20090032840A1 (en) * | 2007-07-31 | 2009-02-05 | International Business Machines Corporation | Semiconductor device and method of manufacture |
US20090127626A1 (en) * | 2007-11-15 | 2009-05-21 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
US20090298244A1 (en) * | 2007-03-11 | 2009-12-03 | International Business Machines Corporation | Mobility Enhanced FET Devices |
US7682859B2 (en) | 2004-07-23 | 2010-03-23 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
US7691698B2 (en) | 2006-02-21 | 2010-04-06 | International Business Machines Corporation | Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain |
US7700951B2 (en) | 2003-11-05 | 2010-04-20 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
US7745277B2 (en) | 2003-09-12 | 2010-06-29 | International Business Machines Corporation | MOSFET performance improvement using deformation in SOI structure |
US7749842B2 (en) | 2004-01-05 | 2010-07-06 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
US7790540B2 (en) | 2006-08-25 | 2010-09-07 | International Business Machines Corporation | Structure and method to use low k stress liner to reduce parasitic capacitance |
US7791144B2 (en) | 2006-04-28 | 2010-09-07 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
US20100237445A1 (en) * | 2006-03-29 | 2010-09-23 | Fujitsu Semiconductor Limited | Misfet, semiconductor device having the misfet and method for manufacturing the same |
US7843024B2 (en) | 2006-08-30 | 2010-11-30 | International Business Machines Corporation | Method and structure for improving device performance variation in dual stress liner technology |
US7935993B2 (en) | 2006-01-10 | 2011-05-03 | International Business Machines Corporation | Semiconductor device structure having enhanced performance FET device |
US7960801B2 (en) | 2005-11-03 | 2011-06-14 | International Business Machines Corporation | Gate electrode stress control for finFET performance enhancement description |
US7964865B2 (en) | 2003-09-23 | 2011-06-21 | International Business Machines Corporation | Strained silicon on relaxed sige film with uniform misfit dislocation density |
US8013392B2 (en) | 2003-11-06 | 2011-09-06 | International Business Machines Corporation | High mobility CMOS circuits |
US8058157B2 (en) | 2005-11-30 | 2011-11-15 | International Business Machines Corporation | FinFET structure with multiply stressed gate electrode |
US8115254B2 (en) | 2007-09-25 | 2012-02-14 | International Business Machines Corporation | Semiconductor-on-insulator structures including a trench containing an insulator stressor plug and method of fabricating same |
US8119472B2 (en) | 2003-11-19 | 2012-02-21 | International Business Machines Corporation | Silicon device on Si:C SOI and SiGe and method of manufacture |
US8168489B2 (en) | 2003-10-20 | 2012-05-01 | International Business Machines Corporation | High performance stress-enhanced MOSFETS using Si:C and SiGe epitaxial source/drain and method of manufacture |
US8598006B2 (en) | 2010-03-16 | 2013-12-03 | International Business Machines Corporation | Strain preserving ion implantation methods |
US8754446B2 (en) | 2006-08-30 | 2014-06-17 | International Business Machines Corporation | Semiconductor structure having undercut-gate-oxide gate stack enclosed by protective barrier material |
US8853746B2 (en) | 2006-06-29 | 2014-10-07 | International Business Machines Corporation | CMOS devices with stressed channel regions, and methods for fabricating the same |
US8901662B2 (en) | 2006-04-28 | 2014-12-02 | International Business Machines Corporation | CMOS structures and methods for improving yield |
Families Citing this family (81)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4557508B2 (en) | 2003-06-16 | 2010-10-06 | パナソニック株式会社 | Semiconductor device |
US7037770B2 (en) | 2003-10-20 | 2006-05-02 | International Business Machines Corporation | Method of manufacturing strained dislocation-free channels for CMOS |
US7029964B2 (en) | 2003-11-13 | 2006-04-18 | International Business Machines Corporation | Method of manufacturing a strained silicon on a SiGe on SOI substrate |
US7122849B2 (en) * | 2003-11-14 | 2006-10-17 | International Business Machines Corporation | Stressed semiconductor device structures having granular semiconductor material |
US7198995B2 (en) | 2003-12-12 | 2007-04-03 | International Business Machines Corporation | Strained finFETs and method of manufacture |
US7205206B2 (en) | 2004-03-03 | 2007-04-17 | International Business Machines Corporation | Method of fabricating mobility enhanced CMOS devices |
JP2005294360A (en) * | 2004-03-31 | 2005-10-20 | Nec Electronics Corp | Manufacturing method of semiconductor device |
US7223994B2 (en) | 2004-06-03 | 2007-05-29 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
US7288443B2 (en) | 2004-06-29 | 2007-10-30 | International Business Machines Corporation | Structures and methods for manufacturing p-type MOSFET with graded embedded silicon-germanium source-drain and/or extension |
US7393733B2 (en) | 2004-12-01 | 2008-07-01 | Amberwave Systems Corporation | Methods of forming hybrid fin field-effect transistor structures |
US20060163670A1 (en) * | 2005-01-27 | 2006-07-27 | International Business Machines Corporation | Dual silicide process to improve device performance |
US7256081B2 (en) * | 2005-02-01 | 2007-08-14 | International Business Machines Corporation | Structure and method to induce strain in a semiconductor device channel with stressed film under the gate |
US7224033B2 (en) | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
US7148097B2 (en) * | 2005-03-07 | 2006-12-12 | Texas Instruments Incorporated | Integrated circuit containing polysilicon gate transistors and fully silicidized metal gate transistors |
US7545004B2 (en) | 2005-04-12 | 2009-06-09 | International Business Machines Corporation | Method and structure for forming strained devices |
US9153645B2 (en) | 2005-05-17 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
US8324660B2 (en) | 2005-05-17 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
US20070018252A1 (en) * | 2005-07-21 | 2007-01-25 | International Business Machines Corporation | Semiconductor device containing high performance p-mosfet and/or n-mosfet and method of fabricating the same |
US7470943B2 (en) * | 2005-08-22 | 2008-12-30 | International Business Machines Corporation | High performance MOSFET comprising a stressed gate metal silicide layer and method of fabricating the same |
US20070099360A1 (en) * | 2005-11-03 | 2007-05-03 | International Business Machines Corporation | Integrated circuits having strained channel field effect transistors and methods of making |
US7785950B2 (en) * | 2005-11-10 | 2010-08-31 | International Business Machines Corporation | Dual stress memory technique method and related structure |
US20070108529A1 (en) * | 2005-11-14 | 2007-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained gate electrodes in semiconductor devices |
US8407634B1 (en) | 2005-12-01 | 2013-03-26 | Synopsys Inc. | Analysis of stress impact on transistor performance |
US7309637B2 (en) * | 2005-12-12 | 2007-12-18 | Chartered Semiconductor Manufacturing, Ltd | Method to enhance device performance with selective stress relief |
US7777250B2 (en) | 2006-03-24 | 2010-08-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures and related methods for device fabrication |
US7615418B2 (en) | 2006-04-28 | 2009-11-10 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
US20070281405A1 (en) * | 2006-06-02 | 2007-12-06 | International Business Machines Corporation | Methods of stressing transistor channel with replaced gate and related structures |
EP2062290B1 (en) | 2006-09-07 | 2019-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Defect reduction using aspect ratio trapping |
US7875958B2 (en) | 2006-09-27 | 2011-01-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures |
US7799592B2 (en) | 2006-09-27 | 2010-09-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Tri-gate field-effect transistors formed by aspect ratio trapping |
US20080187018A1 (en) | 2006-10-19 | 2008-08-07 | Amberwave Systems Corporation | Distributed feedback lasers formed via aspect ratio trapping |
JP2008117963A (en) * | 2006-11-06 | 2008-05-22 | Nec Electronics Corp | Field effect transistor, semiconductor device, and manufacturing method therefor |
US20080173942A1 (en) * | 2007-01-22 | 2008-07-24 | International Business Machines Corporation | STRUCTURE AND METHOD OF MANUFACTURING A STRAINED FinFET WITH STRESSED SILICIDE |
US20080203485A1 (en) * | 2007-02-28 | 2008-08-28 | International Business Machines Corporation | Strained metal gate structure for cmos devices with improved channel mobility and methods of forming the same |
US7935588B2 (en) * | 2007-03-06 | 2011-05-03 | International Business Machines Corporation | Enhanced transistor performance by non-conformal stressed layers |
JP2008227277A (en) * | 2007-03-14 | 2008-09-25 | Nec Electronics Corp | Method of manufacturing semiconductor device |
JP5222583B2 (en) * | 2007-04-06 | 2013-06-26 | パナソニック株式会社 | Semiconductor device |
US8237151B2 (en) | 2009-01-09 | 2012-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Diode-based devices and methods for making the same |
US9508890B2 (en) | 2007-04-09 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photovoltaics on silicon |
US7825328B2 (en) | 2007-04-09 | 2010-11-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Nitride-based multi-junction solar cell modules and methods for making the same |
US8304805B2 (en) | 2009-01-09 | 2012-11-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor diodes fabricated by aspect ratio trapping with coalesced films |
US8329541B2 (en) | 2007-06-15 | 2012-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | InP-based transistor fabrication |
US20090014807A1 (en) * | 2007-07-13 | 2009-01-15 | Chartered Semiconductor Manufacturing, Ltd. | Dual stress liners for integrated circuits |
US7880243B2 (en) * | 2007-08-07 | 2011-02-01 | International Business Machines Corporation | Simple low power circuit structure with metal gate and high-k dielectric |
US20090039436A1 (en) * | 2007-08-07 | 2009-02-12 | Doris Bruce B | High Performance Metal Gate CMOS with High-K Gate Dielectric |
US7723798B2 (en) * | 2007-08-07 | 2010-05-25 | International Business Machines Corporation | Low power circuit structure with metal gate and high-k dielectric |
US20090050972A1 (en) * | 2007-08-20 | 2009-02-26 | Richard Lindsay | Strained Semiconductor Device and Method of Making Same |
US7525162B2 (en) * | 2007-09-06 | 2009-04-28 | International Business Machines Corporation | Orientation-optimized PFETS in CMOS devices employing dual stress liners |
JP2010538495A (en) | 2007-09-07 | 2010-12-09 | アンバーウェーブ・システムズ・コーポレーション | Multi-junction solar cell |
US9064963B2 (en) * | 2007-09-28 | 2015-06-23 | Infineon Technologies Ag | Semiconductor structure |
US20090095991A1 (en) * | 2007-10-11 | 2009-04-16 | International Business Machines Corporation | Method of forming strained mosfet devices using phase transformable materials |
US7572689B2 (en) * | 2007-11-09 | 2009-08-11 | International Business Machines Corporation | Method and structure for reducing induced mechanical stresses |
US8183667B2 (en) | 2008-06-03 | 2012-05-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Epitaxial growth of crystalline material |
US8274097B2 (en) | 2008-07-01 | 2012-09-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reduction of edge effects from aspect ratio trapping |
US8981427B2 (en) | 2008-07-15 | 2015-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Polishing of small composite semiconductor materials |
US20100072515A1 (en) | 2008-09-19 | 2010-03-25 | Amberwave Systems Corporation | Fabrication and structures of crystalline material |
WO2010033813A2 (en) | 2008-09-19 | 2010-03-25 | Amberwave System Corporation | Formation of devices by epitaxial layer overgrowth |
US8253211B2 (en) | 2008-09-24 | 2012-08-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor sensor structures with reduced dislocation defect densities |
EP2415083B1 (en) | 2009-04-02 | 2017-06-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices formed from a non-polar plane of a crystalline material and method of making the same |
US7855105B1 (en) * | 2009-06-18 | 2010-12-21 | International Business Machines Corporation | Planar and non-planar CMOS devices with multiple tuned threshold voltages |
US8729627B2 (en) * | 2010-05-14 | 2014-05-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strained channel integrated circuit devices |
US8492852B2 (en) | 2010-06-02 | 2013-07-23 | International Business Machines Corporation | Interface structure for channel mobility improvement in high-k metal gate stack |
US8368146B2 (en) | 2010-06-15 | 2013-02-05 | International Business Machines Corporation | FinFET devices |
US8384162B2 (en) * | 2010-12-06 | 2013-02-26 | Institute of Microelectronics, Chinese Academy of Sciences | Device having adjustable channel stress and method thereof |
US20130075818A1 (en) * | 2011-09-23 | 2013-03-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Semiconductor Device and Method of Manufacturing Same |
CN103187367B (en) * | 2011-12-29 | 2017-06-23 | 联华电子股份有限公司 | The preparation method of the semiconductor element with metal gates |
US8847293B2 (en) * | 2012-03-02 | 2014-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate structure for semiconductor device |
US9142400B1 (en) | 2012-07-17 | 2015-09-22 | Stc.Unm | Method of making a heteroepitaxial layer on a seed area |
US9190346B2 (en) | 2012-08-31 | 2015-11-17 | Synopsys, Inc. | Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits |
US9817928B2 (en) | 2012-08-31 | 2017-11-14 | Synopsys, Inc. | Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits |
US9379018B2 (en) | 2012-12-17 | 2016-06-28 | Synopsys, Inc. | Increasing Ion/Ioff ratio in FinFETs and nano-wires |
US8847324B2 (en) | 2012-12-17 | 2014-09-30 | Synopsys, Inc. | Increasing ION /IOFF ratio in FinFETs and nano-wires |
CN103915387B (en) * | 2013-01-08 | 2016-06-29 | 中芯国际集成电路制造(上海)有限公司 | The forming method of CMOS transistor |
US9159576B2 (en) * | 2013-03-05 | 2015-10-13 | Qualcomm Incorporated | Method of forming finFET having fins of different height |
US8859379B2 (en) | 2013-03-15 | 2014-10-14 | International Business Machines Corporation | Stress enhanced finFET devices |
US9105662B1 (en) | 2014-01-23 | 2015-08-11 | International Business Machines Corporation | Method and structure to enhance gate induced strain effect in multigate device |
US9390976B2 (en) | 2014-05-01 | 2016-07-12 | International Business Machines Corporation | Method of forming epitaxial buffer layer for finFET source and drain junction leakage reduction |
US20160035891A1 (en) * | 2014-07-31 | 2016-02-04 | Qualcomm Incorporated | Stress in n-channel field effect transistors |
US10476234B2 (en) | 2015-04-08 | 2019-11-12 | University Of Houston System | Externally-strain-engineered semiconductor photonic and electronic devices and assemblies and methods of making same |
US9653602B1 (en) | 2016-03-21 | 2017-05-16 | International Business Machines Corporation | Tensile and compressive fins for vertical field effect transistors |
US11646353B1 (en) * | 2021-12-27 | 2023-05-09 | Nanya Technology Corporation | Semiconductor device structure |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030151098A1 (en) * | 2002-02-13 | 2003-08-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having dual-gate structure and method of manufacturing the same |
US20040075148A1 (en) * | 2000-12-08 | 2004-04-22 | Yukihiro Kumagai | Semiconductor device |
US20040253776A1 (en) * | 2003-06-12 | 2004-12-16 | Thomas Hoffmann | Gate-induced strain for MOS performance improvement |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3519589B2 (en) * | 1997-12-24 | 2004-04-19 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor integrated circuit |
JP2000086708A (en) | 1998-09-09 | 2000-03-28 | Shin Daiichi Enbi Kk | Production of vinyl chloride-based polymer |
US7335545B2 (en) * | 2002-06-07 | 2008-02-26 | Amberwave Systems Corporation | Control of strain in device layers by prevention of relaxation |
US8008136B2 (en) * | 2003-09-03 | 2011-08-30 | Advanced Micro Devices, Inc. | Fully silicided gate structure for FinFET devices |
-
2003
- 2003-10-30 US US10/695,752 patent/US6977194B2/en not_active Expired - Lifetime
-
2004
- 2004-07-15 CN CN2004100692526A patent/CN1612326B/en not_active Expired - Fee Related
-
2005
- 2005-07-07 US US11/175,223 patent/US7750410B2/en not_active Expired - Fee Related
- 2005-08-11 US US11/201,163 patent/US20050282325A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040075148A1 (en) * | 2000-12-08 | 2004-04-22 | Yukihiro Kumagai | Semiconductor device |
US20030151098A1 (en) * | 2002-02-13 | 2003-08-14 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having dual-gate structure and method of manufacturing the same |
US20040253776A1 (en) * | 2003-06-12 | 2004-12-16 | Thomas Hoffmann | Gate-induced strain for MOS performance improvement |
Cited By (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7410846B2 (en) | 2003-09-09 | 2008-08-12 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
US20060073649A1 (en) * | 2003-09-09 | 2006-04-06 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
US7297601B2 (en) | 2003-09-09 | 2007-11-20 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
US7745277B2 (en) | 2003-09-12 | 2010-06-29 | International Business Machines Corporation | MOSFET performance improvement using deformation in SOI structure |
US7964865B2 (en) | 2003-09-23 | 2011-06-21 | International Business Machines Corporation | Strained silicon on relaxed sige film with uniform misfit dislocation density |
US7144767B2 (en) | 2003-09-23 | 2006-12-05 | International Business Machines Corporation | NFETs using gate induced stress modulation |
US7205207B2 (en) | 2003-10-16 | 2007-04-17 | International Business Machines Corporation | High performance strained CMOS devices |
US20050148146A1 (en) * | 2003-10-16 | 2005-07-07 | Doris Bruce D. | High performance strained CMOS devices |
US20050082634A1 (en) * | 2003-10-16 | 2005-04-21 | International Business Machines Corporation | High performance strained cmos devices |
US7847358B2 (en) | 2003-10-16 | 2010-12-07 | International Business Machines Corporation | High performance strained CMOS devices |
US9023698B2 (en) | 2003-10-20 | 2015-05-05 | Samsung Electronics Co., Ltd. | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
US9401424B2 (en) | 2003-10-20 | 2016-07-26 | Samsung Electronics Co., Ltd. | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
US8901566B2 (en) | 2003-10-20 | 2014-12-02 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
US8168489B2 (en) | 2003-10-20 | 2012-05-01 | International Business Machines Corporation | High performance stress-enhanced MOSFETS using Si:C and SiGe epitaxial source/drain and method of manufacture |
US7700951B2 (en) | 2003-11-05 | 2010-04-20 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
US7928443B2 (en) | 2003-11-05 | 2011-04-19 | International Business Machines Corporation | Method and structure for forming strained SI for CMOS devices |
US8013392B2 (en) | 2003-11-06 | 2011-09-06 | International Business Machines Corporation | High mobility CMOS circuits |
US8119472B2 (en) | 2003-11-19 | 2012-02-21 | International Business Machines Corporation | Silicon device on Si:C SOI and SiGe and method of manufacture |
US8232153B2 (en) | 2003-11-19 | 2012-07-31 | International Business Machines Corporation | Silicon device on Si:C-OI and SGOI and method of manufacture |
US9040373B2 (en) | 2003-11-19 | 2015-05-26 | International Business Machines Corporation | Silicon device on SI:C-OI and SGOI and method of manufacture |
US8633071B2 (en) | 2003-11-19 | 2014-01-21 | International Business Machines Corporation | Silicon device on Si: C-oi and Sgoi and method of manufacture |
US20060043502A1 (en) * | 2003-11-26 | 2006-03-02 | International Business Machines Corporation | Structure and method to fabricate finfet devices |
US7470629B2 (en) | 2003-11-26 | 2008-12-30 | International Business Machines Corporation | Structure and method to fabricate finfet devices |
US7749842B2 (en) | 2004-01-05 | 2010-07-06 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
US7202132B2 (en) | 2004-01-16 | 2007-04-10 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs |
US20060163608A1 (en) * | 2004-01-16 | 2006-07-27 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon silicon mosfets |
US20080217696A1 (en) * | 2004-01-16 | 2008-09-11 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
US20050158955A1 (en) * | 2004-01-16 | 2005-07-21 | International Business Machines Corporation | Method and apparatus to increase strain effect in a transistor channel |
US9006836B2 (en) | 2004-01-16 | 2015-04-14 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
US7790558B2 (en) | 2004-01-16 | 2010-09-07 | International Business Machines Corporation | Method and apparatus for increase strain effect in a transistor channel |
US7682859B2 (en) | 2004-07-23 | 2010-03-23 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
US9515140B2 (en) | 2004-07-23 | 2016-12-06 | Globalfoundries Inc. | Patterned strained semiconductor substrate and device |
US9053970B2 (en) | 2004-07-23 | 2015-06-09 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
US7173312B2 (en) * | 2004-12-15 | 2007-02-06 | International Business Machines Corporation | Structure and method to generate local mechanical gate stress for MOSFET channel mobility modification |
US20060124974A1 (en) * | 2004-12-15 | 2006-06-15 | International Business Machines Corporation | Structure and method to generate local mechanical gate stress for mosfet channel mobility modification |
US7960801B2 (en) | 2005-11-03 | 2011-06-14 | International Business Machines Corporation | Gate electrode stress control for finFET performance enhancement description |
US8058157B2 (en) | 2005-11-30 | 2011-11-15 | International Business Machines Corporation | FinFET structure with multiply stressed gate electrode |
US7935993B2 (en) | 2006-01-10 | 2011-05-03 | International Business Machines Corporation | Semiconductor device structure having enhanced performance FET device |
TWI404210B (en) * | 2006-01-11 | 2013-08-01 | Ibm | Semiconductor structure and fabrication method thereof |
US20070158763A1 (en) * | 2006-01-11 | 2007-07-12 | Anderson Brent A | Semiconductor transistors with expanded top portions of gates |
US7473593B2 (en) * | 2006-01-11 | 2009-01-06 | International Business Machines Corporation | Semiconductor transistors with expanded top portions of gates |
US8466503B2 (en) | 2006-01-11 | 2013-06-18 | International Business Machines Corporation | Semiconductor transistors with expanded top portions of gates |
US8753929B2 (en) | 2006-01-11 | 2014-06-17 | International Business Machines Corporation | Structure fabrication method |
US20080296707A1 (en) * | 2006-01-11 | 2008-12-04 | Brent Alan Anderson | Semiconductor transistors with expanded top portions of gates |
US7691698B2 (en) | 2006-02-21 | 2010-04-06 | International Business Machines Corporation | Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain |
US8168971B2 (en) | 2006-02-21 | 2012-05-01 | International Business Machines Corporation | Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain |
US20100237445A1 (en) * | 2006-03-29 | 2010-09-23 | Fujitsu Semiconductor Limited | Misfet, semiconductor device having the misfet and method for manufacturing the same |
US7791144B2 (en) | 2006-04-28 | 2010-09-07 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
US8901662B2 (en) | 2006-04-28 | 2014-12-02 | International Business Machines Corporation | CMOS structures and methods for improving yield |
US9318344B2 (en) | 2006-04-28 | 2016-04-19 | International Business Machines Corporation | CMOS structures and methods for improving yield |
US7504336B2 (en) | 2006-05-19 | 2009-03-17 | International Business Machines Corporation | Methods for forming CMOS devices with intrinsically stressed metal silicide layers |
US20070269970A1 (en) * | 2006-05-19 | 2007-11-22 | International Business Machines Corporation | Structure and method for forming cmos devices with intrinsically stressed silicide using silicon nitride cap |
US20080001227A1 (en) * | 2006-06-29 | 2008-01-03 | International Business Machines Corporation | Structure and method for manufacturing double gate finfet with asymmetric halo |
US8227316B2 (en) | 2006-06-29 | 2012-07-24 | International Business Machines Corporation | Method for manufacturing double gate finFET with asymmetric halo |
US8853746B2 (en) | 2006-06-29 | 2014-10-07 | International Business Machines Corporation | CMOS devices with stressed channel regions, and methods for fabricating the same |
US7790540B2 (en) | 2006-08-25 | 2010-09-07 | International Business Machines Corporation | Structure and method to use low k stress liner to reduce parasitic capacitance |
US7843024B2 (en) | 2006-08-30 | 2010-11-30 | International Business Machines Corporation | Method and structure for improving device performance variation in dual stress liner technology |
US8754446B2 (en) | 2006-08-30 | 2014-06-17 | International Business Machines Corporation | Semiconductor structure having undercut-gate-oxide gate stack enclosed by protective barrier material |
US7521309B2 (en) | 2006-12-01 | 2009-04-21 | Kabushiki Kaisha Toshiba | Method of manufacturing semiconductor device |
US20080138969A1 (en) * | 2006-12-01 | 2008-06-12 | Akio Kaneko | Method of Manufacturing Semiconductor Device |
US20090298244A1 (en) * | 2007-03-11 | 2009-12-03 | International Business Machines Corporation | Mobility Enhanced FET Devices |
US8587039B2 (en) | 2007-05-31 | 2013-11-19 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device featuring a gate stressor and semiconductor device |
US20080299717A1 (en) * | 2007-05-31 | 2008-12-04 | Winstead Brian A | Method of forming a semiconductor device featuring a gate stressor and semiconductor device |
US20110220975A1 (en) * | 2007-05-31 | 2011-09-15 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device featuring a gate stressor and semiconductor device |
US7960243B2 (en) | 2007-05-31 | 2011-06-14 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device featuring a gate stressor and semiconductor device |
US7615435B2 (en) | 2007-07-31 | 2009-11-10 | International Business Machines Corporation | Semiconductor device and method of manufacture |
US20090032840A1 (en) * | 2007-07-31 | 2009-02-05 | International Business Machines Corporation | Semiconductor device and method of manufacture |
US8629501B2 (en) | 2007-09-25 | 2014-01-14 | International Business Machines Corporation | Stress-generating structure for semiconductor-on-insulator devices |
US9305999B2 (en) | 2007-09-25 | 2016-04-05 | Globalfoundries Inc. | Stress-generating structure for semiconductor-on-insulator devices |
US8115254B2 (en) | 2007-09-25 | 2012-02-14 | International Business Machines Corporation | Semiconductor-on-insulator structures including a trench containing an insulator stressor plug and method of fabricating same |
US8728905B2 (en) | 2007-11-15 | 2014-05-20 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
US9013001B2 (en) | 2007-11-15 | 2015-04-21 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
US8492846B2 (en) | 2007-11-15 | 2013-07-23 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
US20090127626A1 (en) * | 2007-11-15 | 2009-05-21 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
US8598006B2 (en) | 2010-03-16 | 2013-12-03 | International Business Machines Corporation | Strain preserving ion implantation methods |
Also Published As
Publication number | Publication date |
---|---|
US20050093059A1 (en) | 2005-05-05 |
CN1612326A (en) | 2005-05-04 |
US20050245017A1 (en) | 2005-11-03 |
CN1612326B (en) | 2010-05-26 |
US7750410B2 (en) | 2010-07-06 |
US6977194B2 (en) | 2005-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6977194B2 (en) | Structure and method to improve channel mobility by gate electrode stress modification | |
JP5305907B2 (en) | High performance MOSFET including stressed gate metal silicide layer and method of manufacturing the same | |
US9240351B2 (en) | Field effect transistor device with improved carrier mobility and method of manufacturing the same | |
US9006843B2 (en) | Source/drain extension control for advanced transistors | |
US7602021B2 (en) | Method and structure for strained FinFET devices | |
US8507347B2 (en) | Semiconductor devices and methods of manufacture thereof | |
US6869866B1 (en) | Silicide proximity structures for CMOS device performance improvements | |
US7649233B2 (en) | High performance transistor with a highly stressed channel | |
US20030178689A1 (en) | Asymmetric semiconductor device having dual work function gate and method of fabrication | |
US20110006373A1 (en) | Transistor Structure | |
WO2007031928A2 (en) | Method of manufacturing semiconductor device with different metallic gates | |
US20090215277A1 (en) | Dual contact etch stop layer process | |
US20160118307A1 (en) | Methods and devices for enhancing mobility of charge carriers | |
US20090298244A1 (en) | Mobility Enhanced FET Devices | |
US8076703B2 (en) | Semiconductor device and methods for fabricating same | |
US7955921B2 (en) | Full silicide gate for CMOS |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |