US20050282328A1 - Removal of carbon from an insulative layer using ozone - Google Patents
Removal of carbon from an insulative layer using ozone Download PDFInfo
- Publication number
- US20050282328A1 US20050282328A1 US11/213,170 US21317005A US2005282328A1 US 20050282328 A1 US20050282328 A1 US 20050282328A1 US 21317005 A US21317005 A US 21317005A US 2005282328 A1 US2005282328 A1 US 2005282328A1
- Authority
- US
- United States
- Prior art keywords
- insulative material
- exposing
- approximately
- ozone
- residual carbon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/56—After-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02282—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process liquid deposition, e.g. spin-coating, sol-gel techniques, spray coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31058—After-treatment of organic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
- H01L21/3121—Layers comprising organo-silicon compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31633—Deposition of carbon doped silicon oxide, e.g. SiOC
Definitions
- the present invention relates to a method of manufacturing a semiconductor device and, more specifically, to a method of removing residual carbon deposits from an intermediate semiconductor device structure.
- Performance of semiconductor devices has increased dramatically over the past few years as a result of increased circuit density on a semiconductor substrate. As the density of the semiconductor devices has increased, it has become necessary to decrease the size of circuit components that form the semiconductor devices so that the necessary number of circuit components is able to fit on the semiconductor substrate.
- Semiconductor devices typically include the semiconductor substrate and a plurality of adjacent, active devices that are electrically isolated from one another. With the increased circuit density, effective isolation between active devices becomes increasingly important.
- One isolation technique is local oxidation of silicon isolation (“LOCOS”), which forms a recessed oxide layer in nonactive regions of the semiconductor substrate to isolate the active devices.
- LOCOS local oxidation of silicon isolation
- the oxide layer is formed by sputtering techniques or thermal techniques.
- trench isolation which involves etching trenches in the nonactive regions of the semiconductor substrate.
- Trench isolation is referred to as shallow trench isolation (“STI”) or deep trench isolation (“DTI”), depending on the depth of the trench etched in the semiconductor substrate.
- DTI structures which typically have a depth of greater than approximately 3 microns, are used to isolate active devices such as N-wells and P-wells.
- Shallow trench structures are used to isolate adjacent electronic devices, such as transistors, and have a depth of less than approximately 1 micron.
- the trenches are filled with an insulative dielectric material, such as a silicon dioxide material. The filled trenches are known in the art as trench isolation or trench isolation regions.
- the trench is typically filled with the silicon dioxide material by a chemical vapor deposition (“CVD”) technique, such as high density plasma (“HDP”) CVD.
- CVD chemical vapor deposition
- HDP high density plasma
- gaseous precursors of the silicon dioxide material are supplied to a surface of the semiconductor substrate. The gaseous precursors react with the surface to form a film or layer of the silicon dioxide material.
- Trench isolation provides a smaller isolation area and better surface planarization than LOCOS. While trench isolation provides these advantages, undesirable voids are formed in the silicon dioxide material as the trench fills because the silicon dioxide material sticks to the sides and sidewalls of the trench, rather than evenly filling the trench from the bottom to the top. Voids are especially common in deep trenches, such as trenches having a high aspect ratio of greater than approximately 3:1. Voids also commonly form at later stages of the filling process because the trenches, both deep and shallow, become narrower as they fill.
- a liquid Si(OH) 4 film is formed in the trench by supplying silane and hydrogen peroxide (“H 2 O 2 ”) to a surface of the substrate.
- the Si(OH) 4 film is covered with an HDP oxide to protect the Si(OH) 4 film from severe cleaning conditions.
- CVD of flowable oxide materials is useful to fill trench structures having a high aspect ratio. While depositing the flowable oxide material by CVD reduces the formation of voids, residual carbon deposits are present in the deposited film if the gaseous precursors contain carbon. Carbon in the deposited film causes the film to be soft and porous, which makes the deposited film unstable during subsequent processing, such as etching processes. Since the deposited film is porous, due to the presence of the carbon, it also tends to collapse. In addition, if the flowable oxide material is used to fill isolation trenches, the carbon causes device degradation.
- the present invention comprises a method of removing residual carbon deposits.
- the method includes providing an insulative material.
- the insulative material may comprise silicon, carbon, and hydrogen. Residual carbon deposits may be removed from the insulative material by exposing the material to ozone (“O 3 ”).
- O 3 ozone
- the insulative material may be exposed to O 3 at a temperature of between approximately 100° C. and 1000° C. A concentration of O 3 greater than approximately 1% may be used.
- the insulative material is used to form an insulative layer in a trench located on a semiconductor substrate.
- FIGS. 1A-1C are cross-sectional views of an intermediate semiconductor device structure according to the present invention.
- FIGS. 2, 3 , 4 , and 5 show carbon levels of untreated insulative layers and insulative layers treated with O 3 .
- a method of removing residual carbon deposits from an insulative material is disclosed.
- the insulative material is used as a gap fill material, such as to fill a trench on a semiconductor substrate.
- the insulative material is deposited into the trench to form an insulative layer, which includes residual carbon deposits. These residual carbon deposits are removed by exposing the insulative layer to O 3 .
- the semiconductor substrate may be a semiconductor wafer or other substrate comprising a layer of semiconductor material.
- semiconductor substrate includes silicon wafers, silicon on insulator (“SOI”) substrates, silicon on sapphire (“SOS”) substrates, epitaxial layers of silicon on a base semiconductor foundation, and other semiconductor materials such as silicon-germanium, germanium, gallium arsenide and indium phosphide.
- the semiconductor substrate 2 may include a plurality of active regions 4 and a plurality of nonactive regions 6 . Active devices, such as transistors, may be formed on the active regions 4 while at least one trench 8 may be formed on the nonactive regions 6 to separate and isolate the active devices.
- the term “trench” is used herein in its broadest sense of a recess or cavity and is not to be construed as requiring any specific configuration or dimension. As such, the trench may be either a shallow trench or a deep trench.
- the trench 8 may be formed in the nonactive regions 6 of the semiconductor substrate 2 by conventional techniques, such as by etching the semiconductor substrate 2 and any additional layers overlying the semiconductor substrate 2 .
- additional layers may be present on the semiconductor substrate 2 depending on the nature of an ultimate semiconductor device structure that is to be formed. For sake of example only, photoresist layers, pad oxide layers, and/or nitride layers may be present on the semiconductor substrate 2 .
- an insulative layer 10 may completely or partially fill the trench 8 .
- the insulative layer 10 may be deposited at a thickness ranging from approximately 50 ⁇ to approximately 8000 ⁇ , such as a thickness of approximately 300 ⁇ to approximately 3000 ⁇ .
- the insulative layer 10 may be formed from a flowable oxide material that is deposited by CVD. Alternatively, the insulative layer 10 may be formed from a spin-on, flowable oxide material that is deposited in the trench 8 .
- the insulative layer 10 may have fluid characteristics similar to that of a spin-on glass film at the moment of deposition. For instance, the insulative layer 10 may have properties similar to those of a sol gel or a spin-on material. As such, the insulative layer 10 is soft and porous. Since the deposited insulative layer 10 is fluid-like, the material may not adhere to the sidewalls or the top of the trench 8 and, instead, fills the trench 8 from the bottom to the top of the trench 8 . If the trench 8 is partially filled with the flowable oxide material, it is understood that the remainder of the trench 8 may be filled with an HPD oxide deposited by HDP CVD.
- the semiconductor substrate 2 may be placed in a reaction chamber and the gaseous precursors flowed over the semiconductor substrate 2 and into the trench 8 .
- the gaseous precursors may include an organic silicon precursor and an oxidizing agent, both of which are gaseous at, or near, a temperature at which the insulative layer 10 is deposited.
- the organic silicon precursor may include silicon, carbon, hydrogen, and, optionally, oxygen or nitrogen.
- the organic silicon precursor may be an organosilane, such as an alkylsilane or an alkenylsilane, or an organosiloxane compound.
- the alkylsilane may include, but is not limited to, a methylsilane, dimethylsilane, trimethylsilane (“TMS”), or tetramethylsilane. It is also contemplated that a mixture of two or more organic silicon precursors may be used. O 3 , H 2 O 2 , oxygen (“O 2 ”), or other compounds capable of oxidizing the organic silicon precursor and/or removing electrons therefrom may be used as the oxidizing agent.
- the insulative layer 10 may be formed by flowing TMS and O 3 into the reaction chamber and over the trench 8 .
- the TMS and O 3 react with the surface of the semiconductor substrate 2 lining the trench 8 to form the insulative layer 10 .
- the semiconductor substrate 2 may be maintained at a temperature ranging from approximately 25° C. to approximately 500° C. by placing the semiconductor substrate 2 on a chuck maintained at that temperature. For instance, the semiconductor substrate 2 may be maintained at a temperature of approximately 125° C.
- the reaction chamber may be maintained at a pressure ranging from approximately 10 Torr to approximately 600 Torr, such as at approximately 300 Torr.
- the insulative layer 10 deposited by CVD may include the residual carbon deposits if the carbon in the organic silicon precursor is not completely oxidized during the CVD process.
- the insulative layer 10 may include up to approximately 30% carbon. The presence of carbon causes the insulative layer 10 to be soft and porous, which may lead to collapse of the insulative layer 10 under certain conditions.
- the carbon may cause degradation in any semiconductor device structures that include the insulative material.
- the residual carbon deposits may be removed from the insulative layer 10 by exposing the insulative layer 10 to O 3 .
- the O 3 may be introduced or flowed into the reaction chamber so that the O 3 contacts the insulative layer 10 in the trench 8 for a sufficient amount of time to remove the residual carbon. Since the insulative layer 10 is porous, the O 3 may permeate the layer and come into contact with the residual carbon deposits. Without being limited to a certain theory, it is believed that the O 3 oxidizes the residual carbon deposits to produce volatile carbon species, such as carbon monoxide (“CO”) or carbon dioxide (“CO 2 ”). These volatile carbon species subsequently diffuse out of the insulative layer 10 .
- CO carbon monoxide
- CO 2 carbon dioxide
- the exposure to O 3 may dramatically reduce the amount of residual carbon present in the insulative layer 10 to less than approximately 5% (atomic). For instance, the amount of residual carbon may be reduced to less than approximately 2% (atomic). It is also contemplated that the insulative layer 10 may be substantially free of residual carbon, such as having less than approximately 1% (atomic) residual carbon. While the insulative layer 10 has less than approximately 5% (atomic) residual carbon, it is understood that a surface of the insulative layer 10 may have a higher amount of residual carbon, as explained below, due to absorption of carbon from the atmosphere after the O 3 treatment.
- the semiconductor substrate 2 may be maintained at a temperature ranging from approximately 0° C. to approximately 1000° C.
- the semiconductor substrate 2 may be maintained at a temperature ranging from approximately 400° C. to approximately 700° C.
- the O 3 may be flowed into the reaction chamber in combination with an inert carrier gas, such as helium, neon, or argon.
- the O 3 may be flowed into the reaction chamber at a rate of at least 10 standard cubic centimeters per minute (“sccm”) and up to a rate of approximately 20,000 sccm.
- the O 3 may be present in the reaction chamber at a concentration greater than approximately 1%, such as at a concentration greater than approximately 12% or greater than approximately 17%.
- the insulative layer 10 may be exposed to the O 3 for between approximately 20 seconds and approximately 300 seconds. To improve the amount of carbon removed from the insulative layer 10 , the O 3 concentration and/or the O 3 flow rate may be increased. In addition, the length of time to which the insulative layer 10 is exposed to O 3 may be increased.
- the O 3 is flowed into the reaction chamber, maintained at approximately 530° C., at a rate of approximately 2,000 sccm to approximately 5,000 sccm.
- the O 3 is supplied to the reaction chamber at a concentration of approximately 12%.
- the insulative layer 10 may be exposed to the 03 for as little as approximately 20 seconds.
- the removal of the residual carbon deposits from the insulative layer 10 may also proceed in a sequential fashion. For instance, a first portion of the insulative layer 10 may be deposited, as described above, in the trench 8 . O 3 may be flowed over the first portion of the insulative layer 10 to remove the residual carbon deposits. A second portion of the insulative layer 10 may subsequently be deposited and exposed to O 3 to remove the residual carbon deposits in the second portion. The sequential process may be repeated until the trench 8 is filled to a desired level by the insulative layer 10 .
- insulative layers 10 were deposited on a blanket wafer by CVD of TMS and O 3 at a temperature of 530° C. The insulative layers 10 were deposited at a thickness of approximately 600 ⁇ . Insulative layers 10 that were exposed to O 3 had significantly reduced amounts of carbon compared to insulative layers 10 that were not exposed to O 3 .
- FIGS. 2 and 3 which are secondary ion mass spectrometry (“SIMS”) analyses of insulative layers 10 deposited as described above, the insulative layer 10 that was not exposed to O 3 had a dramatically higher level of carbon (shown in FIG. 2 ) compared to the insulative layer 10 that was exposed to O 3 for 100 seconds (shown in FIG. 3 ). The latter showed a background level of carbon.
- SIMS secondary ion mass spectrometry
- FIG. 4 shows a carbon depth profile comparison for insulative layers 10 exposed to O 3 for 100 seconds, 200 seconds, and 300 seconds. As shown in FIG. 4 , exposure to O 3 for 100 seconds, 200 seconds, and 300 seconds drastically reduced the amount of carbon present in the insulative layer 10 . These insulative layers 10 had an undetectable amount of carbon, as indicated by the noise or background amount of carbon shown in FIG. 4 . As detected by SIMS analysis, a control insulative layer, which was not exposed to O 3 , showed a significantly higher amount of carbon compared to the insulative layers 10 treated with O 3 .
- FIG. 5 shows a comparison of carbon profiles for insulative layers 10 treated with O 3 compared to the insulative layer that was not exposed to O 3 .
- Insulative layers 10 exposed to 20, 50, and 100 seconds of O 3 plots C# 2 , C# 3 , and C# 4 , respectively
- the carbon was removed to a depth of approximately 320 nm.
- An insulative layer 10 formed from a spin-on, flowable oxide material may also be exposed to O 3 to remove residual carbon deposits if carbon deposits are present after the spin-on, flowable oxide material is deposited.
- Spin-on, flowable oxide materials are known in the art. Examples of these materials include, but are not limited to, the FOx® line of products from Dow Corning Corp. (Midland, Mich.), the FLARETM and HOSPTM line of products from Honeywell Electronic Materials (Sunnyvale, Calif.), or the SiLKTM line of products from Dow Chemical Company (Midland, Mich.). These spin-on, flowable oxide materials are supplied in liquid form and may be deposited in the trench 8 of the semiconductor substrate 2 to form the insulative layer 10 . The insulative layer 10 may be exposed to O 3 , as previously described, to remove the residual carbon deposits.
- the semiconductor substrate 2 having the insulative layer 10 that is substantially free of residual carbon may be further processed, as known in the art, to produce the desired semiconductor device structure. For instance, planarization processes may be utilized to produce the semiconductor device structure.
- O 3 may also be used in other instances where residual carbon deposits are to be removed from flowable oxide materials or spin-on, flowable oxide materials. For instance, O 3 may be used to remove the residual carbon deposits present when these materials are used to fill gaps between metal lines or when the flowable oxide materials are used in low dielectric constant (“low K”) applications.
- low K low dielectric constant
Abstract
A method of removing residual carbon deposits from an insulative material. The insulative material comprises silicon, carbon, and hydrogen and is a flowable oxide material or a spin-on, flowable oxide material. The residual carbon deposits are removed from the insulative material by exposing the material to ozone. The insulative material is used to form an insulative layer in a trench located on a semiconductor substrate.
Description
- This application is a continuation of application Ser. No. 10/435,569, filed May 8, 2003, pending.
- 1. Field of the Invention
- The present invention relates to a method of manufacturing a semiconductor device and, more specifically, to a method of removing residual carbon deposits from an intermediate semiconductor device structure.
- 2. State of the Art
- Performance of semiconductor devices has increased dramatically over the past few years as a result of increased circuit density on a semiconductor substrate. As the density of the semiconductor devices has increased, it has become necessary to decrease the size of circuit components that form the semiconductor devices so that the necessary number of circuit components is able to fit on the semiconductor substrate.
- Semiconductor devices typically include the semiconductor substrate and a plurality of adjacent, active devices that are electrically isolated from one another. With the increased circuit density, effective isolation between active devices becomes increasingly important. One isolation technique is local oxidation of silicon isolation (“LOCOS”), which forms a recessed oxide layer in nonactive regions of the semiconductor substrate to isolate the active devices. The oxide layer is formed by sputtering techniques or thermal techniques.
- An alternative technique is trench isolation, which involves etching trenches in the nonactive regions of the semiconductor substrate. Trench isolation is referred to as shallow trench isolation (“STI”) or deep trench isolation (“DTI”), depending on the depth of the trench etched in the semiconductor substrate. DTI structures, which typically have a depth of greater than approximately 3 microns, are used to isolate active devices such as N-wells and P-wells. Shallow trench structures are used to isolate adjacent electronic devices, such as transistors, and have a depth of less than approximately 1 micron. The trenches are filled with an insulative dielectric material, such as a silicon dioxide material. The filled trenches are known in the art as trench isolation or trench isolation regions. The trench is typically filled with the silicon dioxide material by a chemical vapor deposition (“CVD”) technique, such as high density plasma (“HDP”) CVD. In CVD, gaseous precursors of the silicon dioxide material are supplied to a surface of the semiconductor substrate. The gaseous precursors react with the surface to form a film or layer of the silicon dioxide material.
- Trench isolation provides a smaller isolation area and better surface planarization than LOCOS. While trench isolation provides these advantages, undesirable voids are formed in the silicon dioxide material as the trench fills because the silicon dioxide material sticks to the sides and sidewalls of the trench, rather than evenly filling the trench from the bottom to the top. Voids are especially common in deep trenches, such as trenches having a high aspect ratio of greater than approximately 3:1. Voids also commonly form at later stages of the filling process because the trenches, both deep and shallow, become narrower as they fill.
- As disclosed in Chung et al., “Novel shallow trench isolation process using flowable oxide CVD for sub-100 nm DRAM,” IEEE (2002), CVD of flowable oxide materials has been used in combination with HDP CVD to reduce the formation of voids. A liquid Si(OH)4 film is formed in the trench by supplying silane and hydrogen peroxide (“H2O2”) to a surface of the substrate. The Si(OH)4 film is covered with an HDP oxide to protect the Si(OH)4 film from severe cleaning conditions.
- In addition to being used in shallow trenches, CVD of flowable oxide materials is useful to fill trench structures having a high aspect ratio. While depositing the flowable oxide material by CVD reduces the formation of voids, residual carbon deposits are present in the deposited film if the gaseous precursors contain carbon. Carbon in the deposited film causes the film to be soft and porous, which makes the deposited film unstable during subsequent processing, such as etching processes. Since the deposited film is porous, due to the presence of the carbon, it also tends to collapse. In addition, if the flowable oxide material is used to fill isolation trenches, the carbon causes device degradation.
- It would be desirable to reduce or eliminate the residual carbon deposits present in deposited layers of flowable oxide materials.
- The present invention comprises a method of removing residual carbon deposits. The method includes providing an insulative material. The insulative material may comprise silicon, carbon, and hydrogen. Residual carbon deposits may be removed from the insulative material by exposing the material to ozone (“O3”). The insulative material may be exposed to O3 at a temperature of between approximately 100° C. and 1000° C. A concentration of O3 greater than approximately 1% may be used. The insulative material is used to form an insulative layer in a trench located on a semiconductor substrate.
- While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:
-
FIGS. 1A-1C are cross-sectional views of an intermediate semiconductor device structure according to the present invention; and -
FIGS. 2, 3 , 4, and 5 show carbon levels of untreated insulative layers and insulative layers treated with O3. - A method of removing residual carbon deposits from an insulative material is disclosed. The insulative material is used as a gap fill material, such as to fill a trench on a semiconductor substrate. The insulative material is deposited into the trench to form an insulative layer, which includes residual carbon deposits. These residual carbon deposits are removed by exposing the insulative layer to O3.
- The semiconductor substrate may be a semiconductor wafer or other substrate comprising a layer of semiconductor material. As used herein, the term “semiconductor substrate” includes silicon wafers, silicon on insulator (“SOI”) substrates, silicon on sapphire (“SOS”) substrates, epitaxial layers of silicon on a base semiconductor foundation, and other semiconductor materials such as silicon-germanium, germanium, gallium arsenide and indium phosphide. As shown in
FIG. 1A , thesemiconductor substrate 2 may include a plurality ofactive regions 4 and a plurality of nonactive regions 6. Active devices, such as transistors, may be formed on theactive regions 4 while at least onetrench 8 may be formed on the nonactive regions 6 to separate and isolate the active devices. The term “trench” is used herein in its broadest sense of a recess or cavity and is not to be construed as requiring any specific configuration or dimension. As such, the trench may be either a shallow trench or a deep trench. - As illustrated in
FIG. 1B , thetrench 8 may be formed in the nonactive regions 6 of thesemiconductor substrate 2 by conventional techniques, such as by etching thesemiconductor substrate 2 and any additional layers overlying thesemiconductor substrate 2. As is known in the art, additional layers may be present on thesemiconductor substrate 2 depending on the nature of an ultimate semiconductor device structure that is to be formed. For sake of example only, photoresist layers, pad oxide layers, and/or nitride layers may be present on thesemiconductor substrate 2. As shown inFIG. 1C , aninsulative layer 10 may completely or partially fill thetrench 8. Theinsulative layer 10 may be deposited at a thickness ranging from approximately 50 Å to approximately 8000 Å, such as a thickness of approximately 300 Å to approximately 3000 Å. - The
insulative layer 10 may be formed from a flowable oxide material that is deposited by CVD. Alternatively, theinsulative layer 10 may be formed from a spin-on, flowable oxide material that is deposited in thetrench 8. Theinsulative layer 10 may have fluid characteristics similar to that of a spin-on glass film at the moment of deposition. For instance, theinsulative layer 10 may have properties similar to those of a sol gel or a spin-on material. As such, theinsulative layer 10 is soft and porous. Since the depositedinsulative layer 10 is fluid-like, the material may not adhere to the sidewalls or the top of thetrench 8 and, instead, fills thetrench 8 from the bottom to the top of thetrench 8. If thetrench 8 is partially filled with the flowable oxide material, it is understood that the remainder of thetrench 8 may be filled with an HPD oxide deposited by HDP CVD. - If the
insulative layer 10 is to be formed by CVD, thesemiconductor substrate 2 may be placed in a reaction chamber and the gaseous precursors flowed over thesemiconductor substrate 2 and into thetrench 8. The gaseous precursors may include an organic silicon precursor and an oxidizing agent, both of which are gaseous at, or near, a temperature at which theinsulative layer 10 is deposited. The organic silicon precursor may include silicon, carbon, hydrogen, and, optionally, oxygen or nitrogen. For instance, the organic silicon precursor may be an organosilane, such as an alkylsilane or an alkenylsilane, or an organosiloxane compound. The alkylsilane may include, but is not limited to, a methylsilane, dimethylsilane, trimethylsilane (“TMS”), or tetramethylsilane. It is also contemplated that a mixture of two or more organic silicon precursors may be used. O3, H2O2, oxygen (“O2”), or other compounds capable of oxidizing the organic silicon precursor and/or removing electrons therefrom may be used as the oxidizing agent. - For sake of example only, the
insulative layer 10 may be formed by flowing TMS and O3 into the reaction chamber and over thetrench 8. The TMS and O3 react with the surface of thesemiconductor substrate 2 lining thetrench 8 to form theinsulative layer 10. Thesemiconductor substrate 2 may be maintained at a temperature ranging from approximately 25° C. to approximately 500° C. by placing thesemiconductor substrate 2 on a chuck maintained at that temperature. For instance, thesemiconductor substrate 2 may be maintained at a temperature of approximately 125° C. The reaction chamber may be maintained at a pressure ranging from approximately 10 Torr to approximately 600 Torr, such as at approximately 300 Torr. - The
insulative layer 10 deposited by CVD may include the residual carbon deposits if the carbon in the organic silicon precursor is not completely oxidized during the CVD process. Theinsulative layer 10 may include up to approximately 30% carbon. The presence of carbon causes theinsulative layer 10 to be soft and porous, which may lead to collapse of theinsulative layer 10 under certain conditions. In addition, when theinsulative layer 10 is used to fill trenches, the carbon may cause degradation in any semiconductor device structures that include the insulative material. - The residual carbon deposits may be removed from the
insulative layer 10 by exposing theinsulative layer 10 to O3. The O3 may be introduced or flowed into the reaction chamber so that the O3 contacts theinsulative layer 10 in thetrench 8 for a sufficient amount of time to remove the residual carbon. Since theinsulative layer 10 is porous, the O3 may permeate the layer and come into contact with the residual carbon deposits. Without being limited to a certain theory, it is believed that the O3 oxidizes the residual carbon deposits to produce volatile carbon species, such as carbon monoxide (“CO”) or carbon dioxide (“CO2”). These volatile carbon species subsequently diffuse out of theinsulative layer 10. The exposure to O3 may dramatically reduce the amount of residual carbon present in theinsulative layer 10 to less than approximately 5% (atomic). For instance, the amount of residual carbon may be reduced to less than approximately 2% (atomic). It is also contemplated that theinsulative layer 10 may be substantially free of residual carbon, such as having less than approximately 1% (atomic) residual carbon. While theinsulative layer 10 has less than approximately 5% (atomic) residual carbon, it is understood that a surface of theinsulative layer 10 may have a higher amount of residual carbon, as explained below, due to absorption of carbon from the atmosphere after the O3 treatment. - During the exposure to O3, the
semiconductor substrate 2 may be maintained at a temperature ranging from approximately 0° C. to approximately 1000° C. For sake of example only, thesemiconductor substrate 2 may be maintained at a temperature ranging from approximately 400° C. to approximately 700° C. The O3 may be flowed into the reaction chamber in combination with an inert carrier gas, such as helium, neon, or argon. The O3 may be flowed into the reaction chamber at a rate of at least 10 standard cubic centimeters per minute (“sccm”) and up to a rate of approximately 20,000 sccm. The O3 may be present in the reaction chamber at a concentration greater than approximately 1%, such as at a concentration greater than approximately 12% or greater than approximately 17%. Theinsulative layer 10 may be exposed to the O3 for between approximately 20 seconds and approximately 300 seconds. To improve the amount of carbon removed from theinsulative layer 10, the O3 concentration and/or the O3 flow rate may be increased. In addition, the length of time to which theinsulative layer 10 is exposed to O3 may be increased. - In one embodiment, the O3 is flowed into the reaction chamber, maintained at approximately 530° C., at a rate of approximately 2,000 sccm to approximately 5,000 sccm. The O3 is supplied to the reaction chamber at a concentration of approximately 12%. To remove the residual carbon, the
insulative layer 10 may be exposed to the 03 for as little as approximately 20 seconds. - The removal of the residual carbon deposits from the
insulative layer 10 may also proceed in a sequential fashion. For instance, a first portion of theinsulative layer 10 may be deposited, as described above, in thetrench 8. O3 may be flowed over the first portion of theinsulative layer 10 to remove the residual carbon deposits. A second portion of theinsulative layer 10 may subsequently be deposited and exposed to O3 to remove the residual carbon deposits in the second portion. The sequential process may be repeated until thetrench 8 is filled to a desired level by theinsulative layer 10. - To determine the amount of carbon present in
insulative layers 10 that were exposed to O3, insulative layers 10 were deposited on a blanket wafer by CVD of TMS and O3 at a temperature of 530° C. The insulative layers 10 were deposited at a thickness of approximately 600 Å. Insulative layers 10 that were exposed to O3 had significantly reduced amounts of carbon compared toinsulative layers 10 that were not exposed to O3. As shown inFIGS. 2 and 3 , which are secondary ion mass spectrometry (“SIMS”) analyses ofinsulative layers 10 deposited as described above, theinsulative layer 10 that was not exposed to O3 had a dramatically higher level of carbon (shown inFIG. 2 ) compared to theinsulative layer 10 that was exposed to O3 for 100 seconds (shown inFIG. 3 ). The latter showed a background level of carbon. - The
insulative layer 10 was also exposed to O3 at 530° C. for varying amounts of time.FIG. 4 shows a carbon depth profile comparison forinsulative layers 10 exposed to O3 for 100 seconds, 200 seconds, and 300 seconds. As shown inFIG. 4 , exposure to O3 for 100 seconds, 200 seconds, and 300 seconds drastically reduced the amount of carbon present in theinsulative layer 10. These insulative layers 10 had an undetectable amount of carbon, as indicated by the noise or background amount of carbon shown inFIG. 4 . As detected by SIMS analysis, a control insulative layer, which was not exposed to O3, showed a significantly higher amount of carbon compared to the insulative layers 10 treated with O3. - X-ray photoelectron spectroscopy (“XPS”) analysis of the
insulative layer 10, deposited as described above, that was not exposed to O3 had approximately 37% carbon, as shown in plot C#1 ofFIG. 5 .FIG. 5 shows a comparison of carbon profiles forinsulative layers 10 treated with O3 compared to the insulative layer that was not exposed to O3. Insulative layers 10 exposed to 20, 50, and 100 seconds of O3 (plots C#2, C#3, and C#4, respectively) exhibited background amounts of carbon. As indicated byFIGS. 4 and 5 , the carbon was removed to a depth of approximately 320 nm.FIG. 5 also shows that the surfaces of the insulative layers 10 have higher amounts of carbon while portions of the insulative layers 10 below the surfaces have drastically reduced amounts of carbon. This phenomenon is present in both the untreated insulative layer (plot C#1) and the treated insulative layers 10 (plots C#2, C#3, and C#4). The carbon on the surface is absorbed from the atmosphere, such as during storage, and is present at up to approximately 10% (atomic). - An
insulative layer 10 formed from a spin-on, flowable oxide material may also be exposed to O3 to remove residual carbon deposits if carbon deposits are present after the spin-on, flowable oxide material is deposited. Spin-on, flowable oxide materials are known in the art. Examples of these materials include, but are not limited to, the FOx® line of products from Dow Corning Corp. (Midland, Mich.), the FLARE™ and HOSP™ line of products from Honeywell Electronic Materials (Sunnyvale, Calif.), or the SiLK™ line of products from Dow Chemical Company (Midland, Mich.). These spin-on, flowable oxide materials are supplied in liquid form and may be deposited in thetrench 8 of thesemiconductor substrate 2 to form theinsulative layer 10. Theinsulative layer 10 may be exposed to O3, as previously described, to remove the residual carbon deposits. - After being exposed to O3 to remove the residual carbon deposits, the
semiconductor substrate 2 having theinsulative layer 10 that is substantially free of residual carbon may be further processed, as known in the art, to produce the desired semiconductor device structure. For instance, planarization processes may be utilized to produce the semiconductor device structure. - While using O3 to remove residual carbon deposits has been described for use in trench isolation applications, O3 may also be used in other instances where residual carbon deposits are to be removed from flowable oxide materials or spin-on, flowable oxide materials. For instance, O3 may be used to remove the residual carbon deposits present when these materials are used to fill gaps between metal lines or when the flowable oxide materials are used in low dielectric constant (“low K”) applications.
- While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope thereof as defined by the following appended claims.
Claims (34)
1. A method of removing residual carbon deposits, comprising:
providing an insulative material; and
exposing the insulative material to a gas to remove residual carbon deposits, wherein the gas consists essentially of ozone.
2. The method of claim 1 , wherein providing an insulative material comprises depositing the insulative material by chemical vapor deposition.
3. The method of claim 1 , wherein providing an insulative material comprises providing a spin-on, flowable oxide material.
4. The method of claim 1 , wherein providing an insulative material comprises providing a flowable oxide material.
5. The method of claim 1 , wherein providing an insulative material comprises providing a semiconductor substrate comprising the insulative material deposited in at least one trench.
6. The method of claim 5 , wherein providing the semiconductor substrate comprising the insulative material deposited in at least one trench comprises providing the semiconductor substrate having the insulative material at least partially filling the at least one trench.
7. The method of claim 5 , wherein providing the semiconductor substrate comprising the insulative material deposited in at least one trench comprises providing the semiconductor substrate having the insulative material completely filling the at least one trench.
8. The method of claim 1 , wherein providing an insulative material comprises providing an insulative material that comprises silicon, carbon, and hydrogen.
9. The method of claim 1 , wherein providing an insulative material comprises providing an insulative material that comprises silicon, carbon, hydrogen, and residual carbon deposits.
10. The method of claim 1 , wherein providing an insulative material comprises providing an insulative material that comprises up to approximately 30% carbon.
11. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to a gas that further comprises an inert carrier gas.
12. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to ozone at a concentration of greater than approximately 1%.
13. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to ozone at a concentration of greater than approximately 12%.
14. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to ozone at a concentration of greater than approximately 17%.
15. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to ozone at a temperature that ranges from approximately 0° C. to approximately 1,000° C.
16. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises flowing ozone over the insulative material at a temperature of approximately 400° C. to approximately 700° C.
17. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to ozone at a rate of between approximately 10 standard cubic centimeters per minute and approximately 20,000 standard cubic centimeters per minute.
18. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to ozone at a rate of between approximately 2,000 standard cubic centimeters per minute to approximately 5,000 standard cubic centimeters per minute.
19. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises oxidizing the residual carbon deposits to volatile, carbon species.
20. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative layer to ozone for a period of time sufficient to oxidize the residual carbon deposits.
21. The method of claim 1 , wherein exposing the insulative material to a gas to remove residual carbon deposits comprises exposing the insulative material to ozone for an amount of time that ranges from approximately 20 seconds to approximately 300 seconds.
22. A method of removing residual carbon deposits, comprising:
providing an insulative material; and
exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material, wherein a concentration of ozone in the gas is greater than approximately 1%.
23. The method of claim 22 , wherein providing an insulative material comprises depositing the insulative material by chemical vapor deposition.
24. The method of claim 22 , wherein providing an insulative material comprises providing a flowable oxide material.
25. The method of claim 22 , wherein providing an insulative material comprises providing an insulative material that comprises silicon, carbon, and hydrogen.
26. The method of claim 22 , wherein providing an insulative material comprises providing an insulative material that comprises silicon, carbon, hydrogen, and residual carbon deposits.
27. The method of claim 22 , wherein providing an insulative material comprises providing an insulative material that comprises up to approximately 30% carbon.
28. The method of claim 22 , wherein exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material comprises exposing the insulative material to a gas that further comprises an inert carrier gas.
29. The method of claim 22 , wherein exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material comprises exposing the insulative material to ozone at a concentration of greater than approximately 12%.
30. The method of claim 22 , wherein exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material comprises exposing the insulative material to ozone at a concentration of greater than approximately 17%.
31. The method of claim 22 , wherein exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material comprises exposing the insulative material to ozone at a temperature that ranges from approximately 0° C. to approximately 1,000° C.
32. The method of claim 22 , wherein exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material comprises exposing the insulative material to ozone at a rate of between approximately 10 standard cubic centimeters per minute and approximately 20,000 standard cubic centimeters per minute.
33. The method of claim 22 , wherein exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material comprises exposing the insulative layer to ozone for a period of time sufficient to oxidize the residual carbon deposits.
34. The method of claim 22 , wherein exposing the insulative material to a gas that comprises ozone to remove residual carbon deposits from the insulative material comprises exposing the insulative material to ozone for an amount of time that ranges from approximately 20 seconds to approximately 300 seconds.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/213,170 US20050282328A1 (en) | 2003-05-08 | 2005-08-26 | Removal of carbon from an insulative layer using ozone |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/435,569 US6939817B2 (en) | 2003-05-08 | 2003-05-08 | Removal of carbon from an insulative layer using ozone |
US11/213,170 US20050282328A1 (en) | 2003-05-08 | 2005-08-26 | Removal of carbon from an insulative layer using ozone |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/435,569 Continuation-In-Part US6939817B2 (en) | 2003-05-08 | 2003-05-08 | Removal of carbon from an insulative layer using ozone |
Publications (1)
Publication Number | Publication Date |
---|---|
US20050282328A1 true US20050282328A1 (en) | 2005-12-22 |
Family
ID=33416972
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/435,569 Expired - Lifetime US6939817B2 (en) | 2003-05-08 | 2003-05-08 | Removal of carbon from an insulative layer using ozone |
US11/213,170 Abandoned US20050282328A1 (en) | 2003-05-08 | 2005-08-26 | Removal of carbon from an insulative layer using ozone |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/435,569 Expired - Lifetime US6939817B2 (en) | 2003-05-08 | 2003-05-08 | Removal of carbon from an insulative layer using ozone |
Country Status (7)
Country | Link |
---|---|
US (2) | US6939817B2 (en) |
EP (1) | EP1623455A1 (en) |
JP (1) | JP2007516603A (en) |
KR (1) | KR100788183B1 (en) |
CN (1) | CN101176190B (en) |
TW (1) | TWI300810B (en) |
WO (1) | WO2004102651A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11183558B2 (en) | 2020-02-10 | 2021-11-23 | International Business Machines Corporation | Nanosheet transistor having partially self-limiting bottom isolation extending into the substrate and under the source/drain and gate regions |
WO2023028007A1 (en) * | 2021-08-26 | 2023-03-02 | Applied Materials, Inc. | Treatments for controlling deposition defects |
Families Citing this family (336)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6939817B2 (en) * | 2003-05-08 | 2005-09-06 | Micron Technology, Inc. | Removal of carbon from an insulative layer using ozone |
JP2005286256A (en) * | 2004-03-31 | 2005-10-13 | Nec Electronics Corp | Semiconductor device and method of manufacturing same |
US20070235783A9 (en) * | 2005-07-19 | 2007-10-11 | Micron Technology, Inc. | Semiconductor constructions, memory arrays, electronic systems, and methods of forming semiconductor constructions |
US7772672B2 (en) * | 2005-09-01 | 2010-08-10 | Micron Technology, Inc. | Semiconductor constructions |
US20070212874A1 (en) * | 2006-03-08 | 2007-09-13 | Micron Technology, Inc. | Method for filling shallow isolation trenches and other recesses during the formation of a semiconductor device and electronic systems including the semiconductor device |
US7799694B2 (en) | 2006-04-11 | 2010-09-21 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US7682977B2 (en) * | 2006-05-11 | 2010-03-23 | Micron Technology, Inc. | Methods of forming trench isolation and methods of forming arrays of FLASH memory cells |
US10378106B2 (en) | 2008-11-14 | 2019-08-13 | Asm Ip Holding B.V. | Method of forming insulation film by modified PEALD |
US9394608B2 (en) | 2009-04-06 | 2016-07-19 | Asm America, Inc. | Semiconductor processing reactor and components thereof |
US8802201B2 (en) | 2009-08-14 | 2014-08-12 | Asm America, Inc. | Systems and methods for thin-film deposition of metal oxides using excited nitrogen-oxygen species |
TWI568986B (en) | 2011-04-22 | 2017-02-01 | 應用材料股份有限公司 | Improved lamphead atmosphere |
US9312155B2 (en) | 2011-06-06 | 2016-04-12 | Asm Japan K.K. | High-throughput semiconductor-processing apparatus equipped with multiple dual-chamber modules |
US9793148B2 (en) | 2011-06-22 | 2017-10-17 | Asm Japan K.K. | Method for positioning wafers in multiple wafer transport |
US10364496B2 (en) | 2011-06-27 | 2019-07-30 | Asm Ip Holding B.V. | Dual section module having shared and unshared mass flow controllers |
US10854498B2 (en) | 2011-07-15 | 2020-12-01 | Asm Ip Holding B.V. | Wafer-supporting device and method for producing same |
US20130023129A1 (en) | 2011-07-20 | 2013-01-24 | Asm America, Inc. | Pressure transmitter for a semiconductor processing environment |
US9017481B1 (en) | 2011-10-28 | 2015-04-28 | Asm America, Inc. | Process feed management for semiconductor substrate processing |
US8946830B2 (en) | 2012-04-04 | 2015-02-03 | Asm Ip Holdings B.V. | Metal oxide protective layer for a semiconductor device |
GB201209693D0 (en) * | 2012-05-31 | 2012-07-18 | Dow Corning | Silicon wafer coated with a passivation layer |
US9558931B2 (en) | 2012-07-27 | 2017-01-31 | Asm Ip Holding B.V. | System and method for gas-phase sulfur passivation of a semiconductor surface |
US9659799B2 (en) | 2012-08-28 | 2017-05-23 | Asm Ip Holding B.V. | Systems and methods for dynamic semiconductor process scheduling |
US9021985B2 (en) | 2012-09-12 | 2015-05-05 | Asm Ip Holdings B.V. | Process gas management for an inductively-coupled plasma deposition reactor |
US9324811B2 (en) | 2012-09-26 | 2016-04-26 | Asm Ip Holding B.V. | Structures and devices including a tensile-stressed silicon arsenic layer and methods of forming same |
US10714315B2 (en) | 2012-10-12 | 2020-07-14 | Asm Ip Holdings B.V. | Semiconductor reaction chamber showerhead |
US9640416B2 (en) | 2012-12-26 | 2017-05-02 | Asm Ip Holding B.V. | Single-and dual-chamber module-attachable wafer-handling chamber |
US20160376700A1 (en) | 2013-02-01 | 2016-12-29 | Asm Ip Holding B.V. | System for treatment of deposition reactor |
US9484191B2 (en) | 2013-03-08 | 2016-11-01 | Asm Ip Holding B.V. | Pulsed remote plasma method and system |
US9589770B2 (en) | 2013-03-08 | 2017-03-07 | Asm Ip Holding B.V. | Method and systems for in-situ formation of intermediate reactive species |
US8993054B2 (en) | 2013-07-12 | 2015-03-31 | Asm Ip Holding B.V. | Method and system to reduce outgassing in a reaction chamber |
US9018111B2 (en) | 2013-07-22 | 2015-04-28 | Asm Ip Holding B.V. | Semiconductor reaction chamber with plasma capabilities |
US9793115B2 (en) | 2013-08-14 | 2017-10-17 | Asm Ip Holding B.V. | Structures and devices including germanium-tin films and methods of forming same |
US9190263B2 (en) | 2013-08-22 | 2015-11-17 | Asm Ip Holding B.V. | Method for forming SiOCH film using organoaminosilane annealing |
US9240412B2 (en) | 2013-09-27 | 2016-01-19 | Asm Ip Holding B.V. | Semiconductor structure and device and methods of forming same using selective epitaxial process |
US9556516B2 (en) | 2013-10-09 | 2017-01-31 | ASM IP Holding B.V | Method for forming Ti-containing film by PEALD using TDMAT or TDEAT |
US10179947B2 (en) | 2013-11-26 | 2019-01-15 | Asm Ip Holding B.V. | Method for forming conformal nitrided, oxidized, or carbonized dielectric film by atomic layer deposition |
US9406547B2 (en) | 2013-12-24 | 2016-08-02 | Intel Corporation | Techniques for trench isolation using flowable dielectric materials |
US9219006B2 (en) * | 2014-01-13 | 2015-12-22 | Applied Materials, Inc. | Flowable carbon film by FCVD hardware using remote plasma PECVD |
US10683571B2 (en) | 2014-02-25 | 2020-06-16 | Asm Ip Holding B.V. | Gas supply manifold and method of supplying gases to chamber using same |
CN104900577A (en) * | 2014-03-04 | 2015-09-09 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device forming method |
US10167557B2 (en) | 2014-03-18 | 2019-01-01 | Asm Ip Holding B.V. | Gas distribution system, reactor including the system, and methods of using the same |
US9447498B2 (en) | 2014-03-18 | 2016-09-20 | Asm Ip Holding B.V. | Method for performing uniform processing in gas system-sharing multiple reaction chambers |
US11015245B2 (en) | 2014-03-19 | 2021-05-25 | Asm Ip Holding B.V. | Gas-phase reactor and system having exhaust plenum and components thereof |
US9404587B2 (en) | 2014-04-24 | 2016-08-02 | ASM IP Holding B.V | Lockout tagout for semiconductor vacuum valve |
US10858737B2 (en) | 2014-07-28 | 2020-12-08 | Asm Ip Holding B.V. | Showerhead assembly and components thereof |
US9543180B2 (en) | 2014-08-01 | 2017-01-10 | Asm Ip Holding B.V. | Apparatus and method for transporting wafers between wafer carrier and process tool under vacuum |
US9890456B2 (en) | 2014-08-21 | 2018-02-13 | Asm Ip Holding B.V. | Method and system for in situ formation of gas-phase compounds |
US10941490B2 (en) | 2014-10-07 | 2021-03-09 | Asm Ip Holding B.V. | Multiple temperature range susceptor, assembly, reactor and system including the susceptor, and methods of using the same |
US9657845B2 (en) | 2014-10-07 | 2017-05-23 | Asm Ip Holding B.V. | Variable conductance gas distribution apparatus and method |
KR102300403B1 (en) | 2014-11-19 | 2021-09-09 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing thin film |
KR102263121B1 (en) | 2014-12-22 | 2021-06-09 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor device and manufacuring method thereof |
US9478415B2 (en) | 2015-02-13 | 2016-10-25 | Asm Ip Holding B.V. | Method for forming film having low resistance and shallow junction depth |
US10529542B2 (en) | 2015-03-11 | 2020-01-07 | Asm Ip Holdings B.V. | Cross-flow reactor and method |
US10276355B2 (en) | 2015-03-12 | 2019-04-30 | Asm Ip Holding B.V. | Multi-zone reactor, system including the reactor, and method of using the same |
US10458018B2 (en) | 2015-06-26 | 2019-10-29 | Asm Ip Holding B.V. | Structures including metal carbide material, devices including the structures, and methods of forming same |
US10600673B2 (en) | 2015-07-07 | 2020-03-24 | Asm Ip Holding B.V. | Magnetic susceptor to baseplate seal |
US9899291B2 (en) | 2015-07-13 | 2018-02-20 | Asm Ip Holding B.V. | Method for protecting layer by forming hydrocarbon-based extremely thin film |
US10043661B2 (en) | 2015-07-13 | 2018-08-07 | Asm Ip Holding B.V. | Method for protecting layer by forming hydrocarbon-based extremely thin film |
US10083836B2 (en) | 2015-07-24 | 2018-09-25 | Asm Ip Holding B.V. | Formation of boron-doped titanium metal films with high work function |
US10087525B2 (en) | 2015-08-04 | 2018-10-02 | Asm Ip Holding B.V. | Variable gap hard stop design |
US9647114B2 (en) | 2015-08-14 | 2017-05-09 | Asm Ip Holding B.V. | Methods of forming highly p-type doped germanium tin films and structures and devices including the films |
US9711345B2 (en) | 2015-08-25 | 2017-07-18 | Asm Ip Holding B.V. | Method for forming aluminum nitride-based film by PEALD |
US9960072B2 (en) | 2015-09-29 | 2018-05-01 | Asm Ip Holding B.V. | Variable adjustment for precise matching of multiple chamber cavity housings |
US9909214B2 (en) | 2015-10-15 | 2018-03-06 | Asm Ip Holding B.V. | Method for depositing dielectric film in trenches by PEALD |
US10211308B2 (en) | 2015-10-21 | 2019-02-19 | Asm Ip Holding B.V. | NbMC layers |
US10322384B2 (en) | 2015-11-09 | 2019-06-18 | Asm Ip Holding B.V. | Counter flow mixer for process chamber |
US9455138B1 (en) | 2015-11-10 | 2016-09-27 | Asm Ip Holding B.V. | Method for forming dielectric film in trenches by PEALD using H-containing gas |
US9905420B2 (en) | 2015-12-01 | 2018-02-27 | Asm Ip Holding B.V. | Methods of forming silicon germanium tin films and structures and devices including the films |
US9607837B1 (en) | 2015-12-21 | 2017-03-28 | Asm Ip Holding B.V. | Method for forming silicon oxide cap layer for solid state diffusion process |
US9735024B2 (en) | 2015-12-28 | 2017-08-15 | Asm Ip Holding B.V. | Method of atomic layer etching using functional group-containing fluorocarbon |
US9627221B1 (en) | 2015-12-28 | 2017-04-18 | Asm Ip Holding B.V. | Continuous process incorporating atomic layer etching |
US11139308B2 (en) | 2015-12-29 | 2021-10-05 | Asm Ip Holding B.V. | Atomic layer deposition of III-V compounds to form V-NAND devices |
US10529554B2 (en) | 2016-02-19 | 2020-01-07 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10468251B2 (en) | 2016-02-19 | 2019-11-05 | Asm Ip Holding B.V. | Method for forming spacers using silicon nitride film for spacer-defined multiple patterning |
US9754779B1 (en) | 2016-02-19 | 2017-09-05 | Asm Ip Holding B.V. | Method for forming silicon nitride film selectively on sidewalls or flat surfaces of trenches |
US10501866B2 (en) | 2016-03-09 | 2019-12-10 | Asm Ip Holding B.V. | Gas distribution apparatus for improved film uniformity in an epitaxial system |
US10343920B2 (en) | 2016-03-18 | 2019-07-09 | Asm Ip Holding B.V. | Aligned carbon nanotubes |
US9892913B2 (en) | 2016-03-24 | 2018-02-13 | Asm Ip Holding B.V. | Radial and thickness control via biased multi-port injection settings |
US10190213B2 (en) | 2016-04-21 | 2019-01-29 | Asm Ip Holding B.V. | Deposition of metal borides |
US10865475B2 (en) | 2016-04-21 | 2020-12-15 | Asm Ip Holding B.V. | Deposition of metal borides and silicides |
US10087522B2 (en) | 2016-04-21 | 2018-10-02 | Asm Ip Holding B.V. | Deposition of metal borides |
US10367080B2 (en) | 2016-05-02 | 2019-07-30 | Asm Ip Holding B.V. | Method of forming a germanium oxynitride film |
US10032628B2 (en) | 2016-05-02 | 2018-07-24 | Asm Ip Holding B.V. | Source/drain performance through conformal solid state doping |
KR102592471B1 (en) | 2016-05-17 | 2023-10-20 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming metal interconnection and method of fabricating semiconductor device using the same |
US11453943B2 (en) | 2016-05-25 | 2022-09-27 | Asm Ip Holding B.V. | Method for forming carbon-containing silicon/metal oxide or nitride film by ALD using silicon precursor and hydrocarbon precursor |
US10388509B2 (en) | 2016-06-28 | 2019-08-20 | Asm Ip Holding B.V. | Formation of epitaxial layers via dislocation filtering |
US9859151B1 (en) | 2016-07-08 | 2018-01-02 | Asm Ip Holding B.V. | Selective film deposition method to form air gaps |
US10612137B2 (en) | 2016-07-08 | 2020-04-07 | Asm Ip Holdings B.V. | Organic reactants for atomic layer deposition |
US9793135B1 (en) | 2016-07-14 | 2017-10-17 | ASM IP Holding B.V | Method of cyclic dry etching using etchant film |
US10714385B2 (en) | 2016-07-19 | 2020-07-14 | Asm Ip Holding B.V. | Selective deposition of tungsten |
KR102354490B1 (en) | 2016-07-27 | 2022-01-21 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate |
KR102532607B1 (en) | 2016-07-28 | 2023-05-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and method of operating the same |
US10395919B2 (en) | 2016-07-28 | 2019-08-27 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9812320B1 (en) | 2016-07-28 | 2017-11-07 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10177025B2 (en) | 2016-07-28 | 2019-01-08 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US9887082B1 (en) | 2016-07-28 | 2018-02-06 | Asm Ip Holding B.V. | Method and apparatus for filling a gap |
US10090316B2 (en) | 2016-09-01 | 2018-10-02 | Asm Ip Holding B.V. | 3D stacked multilayer semiconductor memory using doped select transistor channel |
US10410943B2 (en) | 2016-10-13 | 2019-09-10 | Asm Ip Holding B.V. | Method for passivating a surface of a semiconductor and related systems |
US10643826B2 (en) | 2016-10-26 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for thermally calibrating reaction chambers |
US11532757B2 (en) | 2016-10-27 | 2022-12-20 | Asm Ip Holding B.V. | Deposition of charge trapping layers |
US10643904B2 (en) | 2016-11-01 | 2020-05-05 | Asm Ip Holdings B.V. | Methods for forming a semiconductor device and related semiconductor device structures |
US10435790B2 (en) | 2016-11-01 | 2019-10-08 | Asm Ip Holding B.V. | Method of subatmospheric plasma-enhanced ALD using capacitively coupled electrodes with narrow gap |
US10229833B2 (en) | 2016-11-01 | 2019-03-12 | Asm Ip Holding B.V. | Methods for forming a transition metal nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10714350B2 (en) | 2016-11-01 | 2020-07-14 | ASM IP Holdings, B.V. | Methods for forming a transition metal niobium nitride film on a substrate by atomic layer deposition and related semiconductor device structures |
US10134757B2 (en) | 2016-11-07 | 2018-11-20 | Asm Ip Holding B.V. | Method of processing a substrate and a device manufactured by using the method |
KR102546317B1 (en) | 2016-11-15 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Gas supply unit and substrate processing apparatus including the same |
US10340135B2 (en) | 2016-11-28 | 2019-07-02 | Asm Ip Holding B.V. | Method of topologically restricted plasma-enhanced cyclic deposition of silicon or metal nitride |
KR20180068582A (en) | 2016-12-14 | 2018-06-22 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11581186B2 (en) | 2016-12-15 | 2023-02-14 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus |
US9916980B1 (en) | 2016-12-15 | 2018-03-13 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US11447861B2 (en) | 2016-12-15 | 2022-09-20 | Asm Ip Holding B.V. | Sequential infiltration synthesis apparatus and a method of forming a patterned structure |
KR20180070971A (en) | 2016-12-19 | 2018-06-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US10269558B2 (en) | 2016-12-22 | 2019-04-23 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US10867788B2 (en) | 2016-12-28 | 2020-12-15 | Asm Ip Holding B.V. | Method of forming a structure on a substrate |
US11390950B2 (en) | 2017-01-10 | 2022-07-19 | Asm Ip Holding B.V. | Reactor system and method to reduce residue buildup during a film deposition process |
US10655221B2 (en) | 2017-02-09 | 2020-05-19 | Asm Ip Holding B.V. | Method for depositing oxide film by thermal ALD and PEALD |
US10468261B2 (en) | 2017-02-15 | 2019-11-05 | Asm Ip Holding B.V. | Methods for forming a metallic film on a substrate by cyclical deposition and related semiconductor device structures |
US10283353B2 (en) | 2017-03-29 | 2019-05-07 | Asm Ip Holding B.V. | Method of reforming insulating film deposited on substrate with recess pattern |
US10529563B2 (en) | 2017-03-29 | 2020-01-07 | Asm Ip Holdings B.V. | Method for forming doped metal oxide films on a substrate by cyclical deposition and related semiconductor device structures |
US10103040B1 (en) | 2017-03-31 | 2018-10-16 | Asm Ip Holding B.V. | Apparatus and method for manufacturing a semiconductor device |
USD830981S1 (en) | 2017-04-07 | 2018-10-16 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate processing apparatus |
KR102457289B1 (en) | 2017-04-25 | 2022-10-21 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10770286B2 (en) | 2017-05-08 | 2020-09-08 | Asm Ip Holdings B.V. | Methods for selectively forming a silicon nitride film on a substrate and related semiconductor device structures |
US10892156B2 (en) | 2017-05-08 | 2021-01-12 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film on a substrate and related semiconductor device structures |
US10446393B2 (en) | 2017-05-08 | 2019-10-15 | Asm Ip Holding B.V. | Methods for forming silicon-containing epitaxial layers and related semiconductor device structures |
US10504742B2 (en) | 2017-05-31 | 2019-12-10 | Asm Ip Holding B.V. | Method of atomic layer etching using hydrogen plasma |
US10886123B2 (en) | 2017-06-02 | 2021-01-05 | Asm Ip Holding B.V. | Methods for forming low temperature semiconductor layers and related semiconductor device structures |
US11306395B2 (en) | 2017-06-28 | 2022-04-19 | Asm Ip Holding B.V. | Methods for depositing a transition metal nitride film on a substrate by atomic layer deposition and related deposition apparatus |
US10685834B2 (en) | 2017-07-05 | 2020-06-16 | Asm Ip Holdings B.V. | Methods for forming a silicon germanium tin layer and related semiconductor device structures |
KR20190009245A (en) | 2017-07-18 | 2019-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods for forming a semiconductor device structure and related semiconductor device structures |
US11374112B2 (en) | 2017-07-19 | 2022-06-28 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US10541333B2 (en) | 2017-07-19 | 2020-01-21 | Asm Ip Holding B.V. | Method for depositing a group IV semiconductor and related semiconductor device structures |
US11018002B2 (en) | 2017-07-19 | 2021-05-25 | Asm Ip Holding B.V. | Method for selectively depositing a Group IV semiconductor and related semiconductor device structures |
US10605530B2 (en) | 2017-07-26 | 2020-03-31 | Asm Ip Holding B.V. | Assembly of a liner and a flange for a vertical furnace as well as the liner and the vertical furnace |
US10590535B2 (en) | 2017-07-26 | 2020-03-17 | Asm Ip Holdings B.V. | Chemical treatment, deposition and/or infiltration apparatus and method for using the same |
US10312055B2 (en) | 2017-07-26 | 2019-06-04 | Asm Ip Holding B.V. | Method of depositing film by PEALD using negative bias |
US10770336B2 (en) | 2017-08-08 | 2020-09-08 | Asm Ip Holding B.V. | Substrate lift mechanism and reactor including same |
US10692741B2 (en) | 2017-08-08 | 2020-06-23 | Asm Ip Holdings B.V. | Radiation shield |
US11769682B2 (en) | 2017-08-09 | 2023-09-26 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US10249524B2 (en) | 2017-08-09 | 2019-04-02 | Asm Ip Holding B.V. | Cassette holder assembly for a substrate cassette and holding member for use in such assembly |
US11139191B2 (en) | 2017-08-09 | 2021-10-05 | Asm Ip Holding B.V. | Storage apparatus for storing cassettes for substrates and processing apparatus equipped therewith |
US10236177B1 (en) | 2017-08-22 | 2019-03-19 | ASM IP Holding B.V.. | Methods for depositing a doped germanium tin semiconductor and related semiconductor device structures |
USD900036S1 (en) | 2017-08-24 | 2020-10-27 | Asm Ip Holding B.V. | Heater electrical connector and adapter |
US11830730B2 (en) | 2017-08-29 | 2023-11-28 | Asm Ip Holding B.V. | Layer forming method and apparatus |
US11295980B2 (en) | 2017-08-30 | 2022-04-05 | Asm Ip Holding B.V. | Methods for depositing a molybdenum metal film over a dielectric surface of a substrate by a cyclical deposition process and related semiconductor device structures |
KR102491945B1 (en) | 2017-08-30 | 2023-01-26 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11056344B2 (en) | 2017-08-30 | 2021-07-06 | Asm Ip Holding B.V. | Layer forming method |
US10607895B2 (en) | 2017-09-18 | 2020-03-31 | Asm Ip Holdings B.V. | Method for forming a semiconductor device structure comprising a gate fill metal |
KR102630301B1 (en) | 2017-09-21 | 2024-01-29 | 에이에스엠 아이피 홀딩 비.브이. | Method of sequential infiltration synthesis treatment of infiltrateable material and structures and devices formed using same |
US10844484B2 (en) | 2017-09-22 | 2020-11-24 | Asm Ip Holding B.V. | Apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US10658205B2 (en) | 2017-09-28 | 2020-05-19 | Asm Ip Holdings B.V. | Chemical dispensing apparatus and methods for dispensing a chemical to a reaction chamber |
US10403504B2 (en) | 2017-10-05 | 2019-09-03 | Asm Ip Holding B.V. | Method for selectively depositing a metallic film on a substrate |
US10319588B2 (en) | 2017-10-10 | 2019-06-11 | Asm Ip Holding B.V. | Method for depositing a metal chalcogenide on a substrate by cyclical deposition |
US10923344B2 (en) | 2017-10-30 | 2021-02-16 | Asm Ip Holding B.V. | Methods for forming a semiconductor structure and related semiconductor structures |
KR102443047B1 (en) | 2017-11-16 | 2022-09-14 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US10910262B2 (en) | 2017-11-16 | 2021-02-02 | Asm Ip Holding B.V. | Method of selectively depositing a capping layer structure on a semiconductor device structure |
US11022879B2 (en) | 2017-11-24 | 2021-06-01 | Asm Ip Holding B.V. | Method of forming an enhanced unexposed photoresist layer |
US11639811B2 (en) | 2017-11-27 | 2023-05-02 | Asm Ip Holding B.V. | Apparatus including a clean mini environment |
JP7214724B2 (en) | 2017-11-27 | 2023-01-30 | エーエスエム アイピー ホールディング ビー.ブイ. | Storage device for storing wafer cassettes used in batch furnaces |
US10290508B1 (en) | 2017-12-05 | 2019-05-14 | Asm Ip Holding B.V. | Method for forming vertical spacers for spacer-defined patterning |
US10872771B2 (en) | 2018-01-16 | 2020-12-22 | Asm Ip Holding B. V. | Method for depositing a material film on a substrate within a reaction chamber by a cyclical deposition process and related device structures |
TW202325889A (en) | 2018-01-19 | 2023-07-01 | 荷蘭商Asm 智慧財產控股公司 | Deposition method |
US11482412B2 (en) | 2018-01-19 | 2022-10-25 | Asm Ip Holding B.V. | Method for depositing a gap-fill layer by plasma-assisted deposition |
USD903477S1 (en) | 2018-01-24 | 2020-12-01 | Asm Ip Holdings B.V. | Metal clamp |
US11018047B2 (en) | 2018-01-25 | 2021-05-25 | Asm Ip Holding B.V. | Hybrid lift pin |
US10535516B2 (en) | 2018-02-01 | 2020-01-14 | Asm Ip Holdings B.V. | Method for depositing a semiconductor structure on a surface of a substrate and related semiconductor structures |
USD880437S1 (en) | 2018-02-01 | 2020-04-07 | Asm Ip Holding B.V. | Gas supply plate for semiconductor manufacturing apparatus |
US11081345B2 (en) | 2018-02-06 | 2021-08-03 | Asm Ip Holding B.V. | Method of post-deposition treatment for silicon oxide film |
US10896820B2 (en) | 2018-02-14 | 2021-01-19 | Asm Ip Holding B.V. | Method for depositing a ruthenium-containing film on a substrate by a cyclical deposition process |
CN111699278B (en) | 2018-02-14 | 2023-05-16 | Asm Ip私人控股有限公司 | Method for depositing ruthenium-containing films on substrates by cyclical deposition processes |
US10731249B2 (en) | 2018-02-15 | 2020-08-04 | Asm Ip Holding B.V. | Method of forming a transition metal containing film on a substrate by a cyclical deposition process, a method for supplying a transition metal halide compound to a reaction chamber, and related vapor deposition apparatus |
US10658181B2 (en) | 2018-02-20 | 2020-05-19 | Asm Ip Holding B.V. | Method of spacer-defined direct patterning in semiconductor fabrication |
KR102636427B1 (en) | 2018-02-20 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method and apparatus |
US10975470B2 (en) | 2018-02-23 | 2021-04-13 | Asm Ip Holding B.V. | Apparatus for detecting or monitoring for a chemical precursor in a high temperature environment |
US11473195B2 (en) | 2018-03-01 | 2022-10-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus and a method for processing a substrate |
US11629406B2 (en) | 2018-03-09 | 2023-04-18 | Asm Ip Holding B.V. | Semiconductor processing apparatus comprising one or more pyrometers for measuring a temperature of a substrate during transfer of the substrate |
US11114283B2 (en) | 2018-03-16 | 2021-09-07 | Asm Ip Holding B.V. | Reactor, system including the reactor, and methods of manufacturing and using same |
KR102646467B1 (en) | 2018-03-27 | 2024-03-11 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electrode on a substrate and a semiconductor device structure including an electrode |
US10510536B2 (en) | 2018-03-29 | 2019-12-17 | Asm Ip Holding B.V. | Method of depositing a co-doped polysilicon film on a surface of a substrate within a reaction chamber |
US11230766B2 (en) | 2018-03-29 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
US11088002B2 (en) | 2018-03-29 | 2021-08-10 | Asm Ip Holding B.V. | Substrate rack and a substrate processing system and method |
KR102501472B1 (en) | 2018-03-30 | 2023-02-20 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing method |
TW202344708A (en) | 2018-05-08 | 2023-11-16 | 荷蘭商Asm Ip私人控股有限公司 | Methods for depositing an oxide film on a substrate by a cyclical deposition process and related device structures |
TW202349473A (en) | 2018-05-11 | 2023-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Methods for forming a doped metal carbide film on a substrate and related semiconductor device structures |
KR102596988B1 (en) | 2018-05-28 | 2023-10-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of processing a substrate and a device manufactured by the same |
US11718913B2 (en) | 2018-06-04 | 2023-08-08 | Asm Ip Holding B.V. | Gas distribution system and reactor system including same |
US11270899B2 (en) | 2018-06-04 | 2022-03-08 | Asm Ip Holding B.V. | Wafer handling chamber with moisture reduction |
US11286562B2 (en) | 2018-06-08 | 2022-03-29 | Asm Ip Holding B.V. | Gas-phase chemical reactor and method of using same |
US10797133B2 (en) | 2018-06-21 | 2020-10-06 | Asm Ip Holding B.V. | Method for depositing a phosphorus doped silicon arsenide film and related semiconductor device structures |
KR102568797B1 (en) | 2018-06-21 | 2023-08-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing system |
CN112292478A (en) | 2018-06-27 | 2021-01-29 | Asm Ip私人控股有限公司 | Cyclic deposition methods for forming metal-containing materials and films and structures containing metal-containing materials |
KR20210027265A (en) | 2018-06-27 | 2021-03-10 | 에이에스엠 아이피 홀딩 비.브이. | Periodic deposition method for forming metal-containing material and film and structure comprising metal-containing material |
KR20200002519A (en) | 2018-06-29 | 2020-01-08 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing a thin film and manufacturing a semiconductor device |
US10612136B2 (en) | 2018-06-29 | 2020-04-07 | ASM IP Holding, B.V. | Temperature-controlled flange and reactor system including same |
US10755922B2 (en) | 2018-07-03 | 2020-08-25 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10388513B1 (en) | 2018-07-03 | 2019-08-20 | Asm Ip Holding B.V. | Method for depositing silicon-free carbon-containing film as gap-fill layer by pulse plasma-assisted deposition |
US10767789B2 (en) | 2018-07-16 | 2020-09-08 | Asm Ip Holding B.V. | Diaphragm valves, valve components, and methods for forming valve components |
US10483099B1 (en) | 2018-07-26 | 2019-11-19 | Asm Ip Holding B.V. | Method for forming thermally stable organosilicon polymer film |
US11053591B2 (en) | 2018-08-06 | 2021-07-06 | Asm Ip Holding B.V. | Multi-port gas injection system and reactor system including same |
US10883175B2 (en) | 2018-08-09 | 2021-01-05 | Asm Ip Holding B.V. | Vertical furnace for processing substrates and a liner for use therein |
US10829852B2 (en) | 2018-08-16 | 2020-11-10 | Asm Ip Holding B.V. | Gas distribution device for a wafer processing apparatus |
US11430674B2 (en) | 2018-08-22 | 2022-08-30 | Asm Ip Holding B.V. | Sensor array, apparatus for dispensing a vapor phase reactant to a reaction chamber and related methods |
US11024523B2 (en) | 2018-09-11 | 2021-06-01 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR20200030162A (en) | 2018-09-11 | 2020-03-20 | 에이에스엠 아이피 홀딩 비.브이. | Method for deposition of a thin film |
US11049751B2 (en) | 2018-09-14 | 2021-06-29 | Asm Ip Holding B.V. | Cassette supply system to store and handle cassettes and processing apparatus equipped therewith |
CN110970344A (en) | 2018-10-01 | 2020-04-07 | Asm Ip控股有限公司 | Substrate holding apparatus, system including the same, and method of using the same |
US11232963B2 (en) | 2018-10-03 | 2022-01-25 | Asm Ip Holding B.V. | Substrate processing apparatus and method |
KR102592699B1 (en) | 2018-10-08 | 2023-10-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and apparatuses for depositing thin film and processing the substrate including the same |
US10847365B2 (en) | 2018-10-11 | 2020-11-24 | Asm Ip Holding B.V. | Method of forming conformal silicon carbide film by cyclic CVD |
US10811256B2 (en) | 2018-10-16 | 2020-10-20 | Asm Ip Holding B.V. | Method for etching a carbon-containing feature |
KR102605121B1 (en) | 2018-10-19 | 2023-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
KR102546322B1 (en) | 2018-10-19 | 2023-06-21 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus and substrate processing method |
USD948463S1 (en) | 2018-10-24 | 2022-04-12 | Asm Ip Holding B.V. | Susceptor for semiconductor substrate supporting apparatus |
US10381219B1 (en) | 2018-10-25 | 2019-08-13 | Asm Ip Holding B.V. | Methods for forming a silicon nitride film |
US11087997B2 (en) | 2018-10-31 | 2021-08-10 | Asm Ip Holding B.V. | Substrate processing apparatus for processing substrates |
KR20200051105A (en) | 2018-11-02 | 2020-05-13 | 에이에스엠 아이피 홀딩 비.브이. | Substrate support unit and substrate processing apparatus including the same |
US11572620B2 (en) | 2018-11-06 | 2023-02-07 | Asm Ip Holding B.V. | Methods for selectively depositing an amorphous silicon film on a substrate |
US11031242B2 (en) | 2018-11-07 | 2021-06-08 | Asm Ip Holding B.V. | Methods for depositing a boron doped silicon germanium film |
US10847366B2 (en) | 2018-11-16 | 2020-11-24 | Asm Ip Holding B.V. | Methods for depositing a transition metal chalcogenide film on a substrate by a cyclical deposition process |
US10818758B2 (en) | 2018-11-16 | 2020-10-27 | Asm Ip Holding B.V. | Methods for forming a metal silicate film on a substrate in a reaction chamber and related semiconductor device structures |
US10559458B1 (en) | 2018-11-26 | 2020-02-11 | Asm Ip Holding B.V. | Method of forming oxynitride film |
US11217444B2 (en) | 2018-11-30 | 2022-01-04 | Asm Ip Holding B.V. | Method for forming an ultraviolet radiation responsive metal oxide-containing film |
KR102636428B1 (en) | 2018-12-04 | 2024-02-13 | 에이에스엠 아이피 홀딩 비.브이. | A method for cleaning a substrate processing apparatus |
US11158513B2 (en) | 2018-12-13 | 2021-10-26 | Asm Ip Holding B.V. | Methods for forming a rhenium-containing film on a substrate by a cyclical deposition process and related semiconductor device structures |
TW202037745A (en) | 2018-12-14 | 2020-10-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming device structure, structure formed by the method and system for performing the method |
TWI819180B (en) | 2019-01-17 | 2023-10-21 | 荷蘭商Asm 智慧財產控股公司 | Methods of forming a transition metal containing film on a substrate by a cyclical deposition process |
KR20200091543A (en) | 2019-01-22 | 2020-07-31 | 에이에스엠 아이피 홀딩 비.브이. | Semiconductor processing device |
CN111524788B (en) | 2019-02-01 | 2023-11-24 | Asm Ip私人控股有限公司 | Method for topologically selective film formation of silicon oxide |
TW202104632A (en) | 2019-02-20 | 2021-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Cyclical deposition method and apparatus for filling a recess formed within a substrate surface |
KR102638425B1 (en) | 2019-02-20 | 2024-02-21 | 에이에스엠 아이피 홀딩 비.브이. | Method and apparatus for filling a recess formed within a substrate surface |
KR102626263B1 (en) | 2019-02-20 | 2024-01-16 | 에이에스엠 아이피 홀딩 비.브이. | Cyclical deposition method including treatment step and apparatus for same |
US11482533B2 (en) | 2019-02-20 | 2022-10-25 | Asm Ip Holding B.V. | Apparatus and methods for plug fill deposition in 3-D NAND applications |
TW202100794A (en) | 2019-02-22 | 2021-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing apparatus and method for processing substrate |
KR20200108243A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Structure Including SiOC Layer and Method of Forming Same |
KR20200108242A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | Method for Selective Deposition of Silicon Nitride Layer and Structure Including Selectively-Deposited Silicon Nitride Layer |
KR20200108248A (en) | 2019-03-08 | 2020-09-17 | 에이에스엠 아이피 홀딩 비.브이. | STRUCTURE INCLUDING SiOCN LAYER AND METHOD OF FORMING SAME |
JP2020167398A (en) | 2019-03-28 | 2020-10-08 | エーエスエム・アイピー・ホールディング・ベー・フェー | Door opener and substrate processing apparatus provided therewith |
KR20200116855A (en) | 2019-04-01 | 2020-10-13 | 에이에스엠 아이피 홀딩 비.브이. | Method of manufacturing semiconductor device |
KR20200123380A (en) | 2019-04-19 | 2020-10-29 | 에이에스엠 아이피 홀딩 비.브이. | Layer forming method and apparatus |
KR20200125453A (en) | 2019-04-24 | 2020-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Gas-phase reactor system and method of using same |
KR20200130118A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Method for Reforming Amorphous Carbon Polymer Film |
KR20200130121A (en) | 2019-05-07 | 2020-11-18 | 에이에스엠 아이피 홀딩 비.브이. | Chemical source vessel with dip tube |
KR20200130652A (en) | 2019-05-10 | 2020-11-19 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing material onto a surface and structure formed according to the method |
JP2020188255A (en) | 2019-05-16 | 2020-11-19 | エーエスエム アイピー ホールディング ビー.ブイ. | Wafer boat handling device, vertical batch furnace, and method |
USD947913S1 (en) | 2019-05-17 | 2022-04-05 | Asm Ip Holding B.V. | Susceptor shaft |
USD975665S1 (en) | 2019-05-17 | 2023-01-17 | Asm Ip Holding B.V. | Susceptor shaft |
USD935572S1 (en) | 2019-05-24 | 2021-11-09 | Asm Ip Holding B.V. | Gas channel plate |
USD922229S1 (en) | 2019-06-05 | 2021-06-15 | Asm Ip Holding B.V. | Device for controlling a temperature of a gas supply unit |
KR20200141002A (en) | 2019-06-06 | 2020-12-17 | 에이에스엠 아이피 홀딩 비.브이. | Method of using a gas-phase reactor system including analyzing exhausted gas |
KR20200143254A (en) | 2019-06-11 | 2020-12-23 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming an electronic structure using an reforming gas, system for performing the method, and structure formed using the method |
USD944946S1 (en) | 2019-06-14 | 2022-03-01 | Asm Ip Holding B.V. | Shower plate |
USD931978S1 (en) | 2019-06-27 | 2021-09-28 | Asm Ip Holding B.V. | Showerhead vacuum transport |
KR20210005515A (en) | 2019-07-03 | 2021-01-14 | 에이에스엠 아이피 홀딩 비.브이. | Temperature control assembly for substrate processing apparatus and method of using same |
JP2021015791A (en) | 2019-07-09 | 2021-02-12 | エーエスエム アイピー ホールディング ビー.ブイ. | Plasma device and substrate processing method using coaxial waveguide |
CN112216646A (en) | 2019-07-10 | 2021-01-12 | Asm Ip私人控股有限公司 | Substrate supporting assembly and substrate processing device comprising same |
KR20210010307A (en) | 2019-07-16 | 2021-01-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210010820A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Methods of forming silicon germanium structures |
KR20210010816A (en) | 2019-07-17 | 2021-01-28 | 에이에스엠 아이피 홀딩 비.브이. | Radical assist ignition plasma system and method |
US11643724B2 (en) | 2019-07-18 | 2023-05-09 | Asm Ip Holding B.V. | Method of forming structures using a neutral beam |
CN112242296A (en) | 2019-07-19 | 2021-01-19 | Asm Ip私人控股有限公司 | Method of forming topologically controlled amorphous carbon polymer films |
TW202113936A (en) | 2019-07-29 | 2021-04-01 | 荷蘭商Asm Ip私人控股有限公司 | Methods for selective deposition utilizing n-type dopants and/or alternative dopants to achieve high dopant incorporation |
CN112309900A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112309899A (en) | 2019-07-30 | 2021-02-02 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11587814B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11227782B2 (en) | 2019-07-31 | 2022-01-18 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
US11587815B2 (en) | 2019-07-31 | 2023-02-21 | Asm Ip Holding B.V. | Vertical batch furnace assembly |
KR20210018759A (en) | 2019-08-05 | 2021-02-18 | 에이에스엠 아이피 홀딩 비.브이. | Liquid level sensor for a chemical source vessel |
USD965044S1 (en) | 2019-08-19 | 2022-09-27 | Asm Ip Holding B.V. | Susceptor shaft |
USD965524S1 (en) | 2019-08-19 | 2022-10-04 | Asm Ip Holding B.V. | Susceptor support |
JP2021031769A (en) | 2019-08-21 | 2021-03-01 | エーエスエム アイピー ホールディング ビー.ブイ. | Production apparatus of mixed gas of film deposition raw material and film deposition apparatus |
USD979506S1 (en) | 2019-08-22 | 2023-02-28 | Asm Ip Holding B.V. | Insulator |
KR20210024423A (en) | 2019-08-22 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for forming a structure with a hole |
USD940837S1 (en) | 2019-08-22 | 2022-01-11 | Asm Ip Holding B.V. | Electrode |
USD949319S1 (en) | 2019-08-22 | 2022-04-19 | Asm Ip Holding B.V. | Exhaust duct |
USD930782S1 (en) | 2019-08-22 | 2021-09-14 | Asm Ip Holding B.V. | Gas distributor |
KR20210024420A (en) | 2019-08-23 | 2021-03-05 | 에이에스엠 아이피 홀딩 비.브이. | Method for depositing silicon oxide film having improved quality by peald using bis(diethylamino)silane |
US11286558B2 (en) | 2019-08-23 | 2022-03-29 | Asm Ip Holding B.V. | Methods for depositing a molybdenum nitride film on a surface of a substrate by a cyclical deposition process and related semiconductor device structures including a molybdenum nitride film |
KR20210029090A (en) | 2019-09-04 | 2021-03-15 | 에이에스엠 아이피 홀딩 비.브이. | Methods for selective deposition using a sacrificial capping layer |
KR20210029663A (en) | 2019-09-05 | 2021-03-16 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
US11562901B2 (en) | 2019-09-25 | 2023-01-24 | Asm Ip Holding B.V. | Substrate processing method |
CN112593212B (en) | 2019-10-02 | 2023-12-22 | Asm Ip私人控股有限公司 | Method for forming topologically selective silicon oxide film by cyclic plasma enhanced deposition process |
TW202129060A (en) | 2019-10-08 | 2021-08-01 | 荷蘭商Asm Ip控股公司 | Substrate processing device, and substrate processing method |
TW202115273A (en) | 2019-10-10 | 2021-04-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming a photoresist underlayer and structure including same |
KR20210045930A (en) | 2019-10-16 | 2021-04-27 | 에이에스엠 아이피 홀딩 비.브이. | Method of Topology-Selective Film Formation of Silicon Oxide |
US11637014B2 (en) | 2019-10-17 | 2023-04-25 | Asm Ip Holding B.V. | Methods for selective deposition of doped semiconductor material |
KR20210047808A (en) | 2019-10-21 | 2021-04-30 | 에이에스엠 아이피 홀딩 비.브이. | Apparatus and methods for selectively etching films |
US11646205B2 (en) | 2019-10-29 | 2023-05-09 | Asm Ip Holding B.V. | Methods of selectively forming n-type doped material on a surface, systems for selectively forming n-type doped material, and structures formed using same |
KR20210054983A (en) | 2019-11-05 | 2021-05-14 | 에이에스엠 아이피 홀딩 비.브이. | Structures with doped semiconductor layers and methods and systems for forming same |
US11501968B2 (en) | 2019-11-15 | 2022-11-15 | Asm Ip Holding B.V. | Method for providing a semiconductor device with silicon filled gaps |
KR20210062561A (en) | 2019-11-20 | 2021-05-31 | 에이에스엠 아이피 홀딩 비.브이. | Method of depositing carbon-containing material on a surface of a substrate, structure formed using the method, and system for forming the structure |
CN112951697A (en) | 2019-11-26 | 2021-06-11 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
US11450529B2 (en) | 2019-11-26 | 2022-09-20 | Asm Ip Holding B.V. | Methods for selectively forming a target film on a substrate comprising a first dielectric surface and a second metallic surface |
CN112885693A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
CN112885692A (en) | 2019-11-29 | 2021-06-01 | Asm Ip私人控股有限公司 | Substrate processing apparatus |
JP2021090042A (en) | 2019-12-02 | 2021-06-10 | エーエスエム アイピー ホールディング ビー.ブイ. | Substrate processing apparatus and substrate processing method |
KR20210070898A (en) | 2019-12-04 | 2021-06-15 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
CN112992667A (en) | 2019-12-17 | 2021-06-18 | Asm Ip私人控股有限公司 | Method of forming vanadium nitride layer and structure including vanadium nitride layer |
US11527403B2 (en) | 2019-12-19 | 2022-12-13 | Asm Ip Holding B.V. | Methods for filling a gap feature on a substrate surface and related semiconductor structures |
KR20210095050A (en) | 2020-01-20 | 2021-07-30 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming thin film and method of modifying surface of thin film |
TW202130846A (en) | 2020-02-03 | 2021-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Method of forming structures including a vanadium or indium layer |
KR20210100010A (en) | 2020-02-04 | 2021-08-13 | 에이에스엠 아이피 홀딩 비.브이. | Method and apparatus for transmittance measurements of large articles |
US11776846B2 (en) | 2020-02-07 | 2023-10-03 | Asm Ip Holding B.V. | Methods for depositing gap filling fluids and related systems and devices |
TW202146715A (en) | 2020-02-17 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for growing phosphorous-doped silicon layer and system of the same |
KR20210116240A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | Substrate handling device with adjustable joints |
KR20210116249A (en) | 2020-03-11 | 2021-09-27 | 에이에스엠 아이피 홀딩 비.브이. | lockout tagout assembly and system and method of using same |
CN113394086A (en) | 2020-03-12 | 2021-09-14 | Asm Ip私人控股有限公司 | Method for producing a layer structure having a target topological profile |
KR20210124042A (en) | 2020-04-02 | 2021-10-14 | 에이에스엠 아이피 홀딩 비.브이. | Thin film forming method |
TW202146689A (en) | 2020-04-03 | 2021-12-16 | 荷蘭商Asm Ip控股公司 | Method for forming barrier layer and method for manufacturing semiconductor device |
TW202145344A (en) | 2020-04-08 | 2021-12-01 | 荷蘭商Asm Ip私人控股有限公司 | Apparatus and methods for selectively etching silcon oxide films |
US11821078B2 (en) | 2020-04-15 | 2023-11-21 | Asm Ip Holding B.V. | Method for forming precoat film and method for forming silicon-containing film |
KR20210132600A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Methods and systems for depositing a layer comprising vanadium, nitrogen, and a further element |
TW202146831A (en) | 2020-04-24 | 2021-12-16 | 荷蘭商Asm Ip私人控股有限公司 | Vertical batch furnace assembly, and method for cooling vertical batch furnace |
KR20210132576A (en) | 2020-04-24 | 2021-11-04 | 에이에스엠 아이피 홀딩 비.브이. | Method of forming vanadium nitride-containing layer and structure comprising the same |
KR20210134226A (en) | 2020-04-29 | 2021-11-09 | 에이에스엠 아이피 홀딩 비.브이. | Solid source precursor vessel |
KR20210134869A (en) | 2020-05-01 | 2021-11-11 | 에이에스엠 아이피 홀딩 비.브이. | Fast FOUP swapping with a FOUP handler |
KR20210141379A (en) | 2020-05-13 | 2021-11-23 | 에이에스엠 아이피 홀딩 비.브이. | Laser alignment fixture for a reactor system |
KR20210143653A (en) | 2020-05-19 | 2021-11-29 | 에이에스엠 아이피 홀딩 비.브이. | Substrate processing apparatus |
KR20210145078A (en) | 2020-05-21 | 2021-12-01 | 에이에스엠 아이피 홀딩 비.브이. | Structures including multiple carbon layers and methods of forming and using same |
TW202201602A (en) | 2020-05-29 | 2022-01-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing device |
TW202218133A (en) | 2020-06-24 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming a layer provided with silicon |
TW202217953A (en) | 2020-06-30 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Substrate processing method |
KR20220010438A (en) | 2020-07-17 | 2022-01-25 | 에이에스엠 아이피 홀딩 비.브이. | Structures and methods for use in photolithography |
TW202204662A (en) | 2020-07-20 | 2022-02-01 | 荷蘭商Asm Ip私人控股有限公司 | Method and system for depositing molybdenum layers |
US11725280B2 (en) | 2020-08-26 | 2023-08-15 | Asm Ip Holding B.V. | Method for forming metal silicon oxide and metal silicon oxynitride layers |
USD990534S1 (en) | 2020-09-11 | 2023-06-27 | Asm Ip Holding B.V. | Weighted lift pin |
USD1012873S1 (en) | 2020-09-24 | 2024-01-30 | Asm Ip Holding B.V. | Electrode for semiconductor processing apparatus |
TW202229613A (en) | 2020-10-14 | 2022-08-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing material on stepped structure |
TW202217037A (en) | 2020-10-22 | 2022-05-01 | 荷蘭商Asm Ip私人控股有限公司 | Method of depositing vanadium metal, structure, device and a deposition assembly |
TW202223136A (en) | 2020-10-28 | 2022-06-16 | 荷蘭商Asm Ip私人控股有限公司 | Method for forming layer on substrate, and semiconductor processing system |
TW202235675A (en) | 2020-11-30 | 2022-09-16 | 荷蘭商Asm Ip私人控股有限公司 | Injector, and substrate processing apparatus |
US11946137B2 (en) | 2020-12-16 | 2024-04-02 | Asm Ip Holding B.V. | Runout and wobble measurement fixtures |
TW202231903A (en) | 2020-12-22 | 2022-08-16 | 荷蘭商Asm Ip私人控股有限公司 | Transition metal deposition method, transition metal layer, and deposition assembly for depositing transition metal on substrate |
USD981973S1 (en) | 2021-05-11 | 2023-03-28 | Asm Ip Holding B.V. | Reactor wall for substrate processing apparatus |
USD980813S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas flow control plate for substrate processing apparatus |
USD980814S1 (en) | 2021-05-11 | 2023-03-14 | Asm Ip Holding B.V. | Gas distributor for substrate processing apparatus |
USD1023959S1 (en) | 2021-05-11 | 2024-04-23 | Asm Ip Holding B.V. | Electrode for substrate processing apparatus |
USD990441S1 (en) | 2021-09-07 | 2023-06-27 | Asm Ip Holding B.V. | Gas flow control plate |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5320983A (en) * | 1990-02-07 | 1994-06-14 | Mitel Corporation | Spin-on glass processing technique for the fabrication of semiconductor devices |
US5518950A (en) * | 1994-09-02 | 1996-05-21 | Advanced Micro Devices, Inc. | Spin-on-glass filled trench isolation method for semiconductor circuits |
US6114219A (en) * | 1997-09-15 | 2000-09-05 | Advanced Micro Devices, Inc. | Method of manufacturing an isolation region in a semiconductor device using a flowable oxide-generating material |
US6124158A (en) * | 1999-06-08 | 2000-09-26 | Lucent Technologies Inc. | Method of reducing carbon contamination of a thin dielectric film by using gaseous organic precursors, inert gas, and ozone to react with carbon contaminants |
US6204203B1 (en) * | 1998-10-14 | 2001-03-20 | Applied Materials, Inc. | Post deposition treatment of dielectric films for interface control |
US6221780B1 (en) * | 1999-09-29 | 2001-04-24 | International Business Machines Corporation | Dual damascene flowable oxide insulation structure and metallic barrier |
US6251753B1 (en) * | 1999-11-23 | 2001-06-26 | Ching-Fa Yeh | Method of sidewall capping for degradation-free damascene trenches of low dielectric constant dielectric by selective liquid-phase deposition |
US6287990B1 (en) * | 1998-02-11 | 2001-09-11 | Applied Materials, Inc. | CVD plasma assisted low dielectric constant films |
US20010021595A1 (en) * | 1998-10-30 | 2001-09-13 | Taiwan Semiconductor Manufacturing Company | Sub-atmospheric pressure thermal chemical vapor deposition (SACVD) trench isolation method with attenuated surface sensitivity |
US6297175B1 (en) * | 1997-04-17 | 2001-10-02 | Micron Technology Inc. | Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers |
US20010026961A1 (en) * | 1999-05-25 | 2001-10-04 | Williams Richard K. | Trench semiconductor device having gate oxide layer with multiple thicknesses and processes of fabricating the same |
US6383951B1 (en) * | 1998-09-03 | 2002-05-07 | Micron Technology, Inc. | Low dielectric constant material for integrated circuit fabrication |
US20020053714A1 (en) * | 2000-03-08 | 2002-05-09 | International Business Machines Corporation | Process using poly-buffered STI |
US6417080B1 (en) * | 1999-01-28 | 2002-07-09 | Canon Kabushiki Kaisha | Method of processing residue of ion implanted photoresist, and method of producing semiconductor device |
US20020164429A1 (en) * | 2001-02-22 | 2002-11-07 | Applied Materials, Inc. | Methods for forming a low dielectric constant carbon-containing film, and films produced thereby |
US20030062557A1 (en) * | 2001-09-28 | 2003-04-03 | Arnd Scholz | Method for forming inside nitride spacer for deep trench device dram cell |
US6635185B2 (en) * | 1997-12-31 | 2003-10-21 | Alliedsignal Inc. | Method of etching and cleaning using fluorinated carbonyl compounds |
US20030211746A1 (en) * | 2002-05-09 | 2003-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual damascene aperture formation method absent intermediate etch stop layer |
US20040038545A1 (en) * | 1998-02-11 | 2004-02-26 | Applied Materials, Inc. | Plasma processes for depositing low dielectric constant films |
US20040087135A1 (en) * | 2002-10-24 | 2004-05-06 | International Business Machines Corporation | Very low effective dielectric constant interconnect Structures and methods for fabricating the same |
US20040152342A1 (en) * | 2003-02-04 | 2004-08-05 | Micron Technology, Inc. | Method of eliminating residual carbon from flowable oxide fill |
US6831363B2 (en) * | 2002-12-12 | 2004-12-14 | International Business Machines Corporation | Structure and method for reducing thermo-mechanical stress in stacked vias |
US6939817B2 (en) * | 2003-05-08 | 2005-09-06 | Micron Technology, Inc. | Removal of carbon from an insulative layer using ozone |
US6972217B1 (en) * | 2002-12-23 | 2005-12-06 | Lsi Logic Corporation | Low k polymer E-beam printable mechanical support |
US7018902B2 (en) * | 2001-11-30 | 2006-03-28 | Texas Instruments Incorporated | Gate dielectric and method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0761853B2 (en) * | 1987-04-06 | 1995-07-05 | 東京応化工業株式会社 | Method and apparatus for forming silicon oxide film |
JPS6457626A (en) | 1987-08-28 | 1989-03-03 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH1057626A (en) * | 1996-08-14 | 1998-03-03 | Nippon Denki Ido Tsushin Kk | Terminal of game software distribution system |
ATE418158T1 (en) | 1999-08-17 | 2009-01-15 | Applied Materials Inc | SURFACE TREATMENT OF CARBON-DOPED SIO2 FILM TO INCREASE STABILITY DURING O2 ASHING |
-
2003
- 2003-05-08 US US10/435,569 patent/US6939817B2/en not_active Expired - Lifetime
-
2004
- 2004-05-04 TW TW093112473A patent/TWI300810B/en active
- 2004-05-06 KR KR1020057021261A patent/KR100788183B1/en active IP Right Grant
- 2004-05-06 WO PCT/US2004/014021 patent/WO2004102651A1/en active Application Filing
- 2004-05-06 EP EP04751417A patent/EP1623455A1/en not_active Ceased
- 2004-05-06 JP JP2006532791A patent/JP2007516603A/en not_active Withdrawn
- 2004-05-06 CN CN2004800124174A patent/CN101176190B/en active Active
-
2005
- 2005-08-26 US US11/213,170 patent/US20050282328A1/en not_active Abandoned
Patent Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5320983A (en) * | 1990-02-07 | 1994-06-14 | Mitel Corporation | Spin-on glass processing technique for the fabrication of semiconductor devices |
US5518950A (en) * | 1994-09-02 | 1996-05-21 | Advanced Micro Devices, Inc. | Spin-on-glass filled trench isolation method for semiconductor circuits |
US6297175B1 (en) * | 1997-04-17 | 2001-10-02 | Micron Technology Inc. | Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers |
US6114219A (en) * | 1997-09-15 | 2000-09-05 | Advanced Micro Devices, Inc. | Method of manufacturing an isolation region in a semiconductor device using a flowable oxide-generating material |
US6635185B2 (en) * | 1997-12-31 | 2003-10-21 | Alliedsignal Inc. | Method of etching and cleaning using fluorinated carbonyl compounds |
US6287990B1 (en) * | 1998-02-11 | 2001-09-11 | Applied Materials, Inc. | CVD plasma assisted low dielectric constant films |
US20040038545A1 (en) * | 1998-02-11 | 2004-02-26 | Applied Materials, Inc. | Plasma processes for depositing low dielectric constant films |
US6383951B1 (en) * | 1998-09-03 | 2002-05-07 | Micron Technology, Inc. | Low dielectric constant material for integrated circuit fabrication |
US6204203B1 (en) * | 1998-10-14 | 2001-03-20 | Applied Materials, Inc. | Post deposition treatment of dielectric films for interface control |
US20010021595A1 (en) * | 1998-10-30 | 2001-09-13 | Taiwan Semiconductor Manufacturing Company | Sub-atmospheric pressure thermal chemical vapor deposition (SACVD) trench isolation method with attenuated surface sensitivity |
US6417080B1 (en) * | 1999-01-28 | 2002-07-09 | Canon Kabushiki Kaisha | Method of processing residue of ion implanted photoresist, and method of producing semiconductor device |
US20010026961A1 (en) * | 1999-05-25 | 2001-10-04 | Williams Richard K. | Trench semiconductor device having gate oxide layer with multiple thicknesses and processes of fabricating the same |
US6124158A (en) * | 1999-06-08 | 2000-09-26 | Lucent Technologies Inc. | Method of reducing carbon contamination of a thin dielectric film by using gaseous organic precursors, inert gas, and ozone to react with carbon contaminants |
US6221780B1 (en) * | 1999-09-29 | 2001-04-24 | International Business Machines Corporation | Dual damascene flowable oxide insulation structure and metallic barrier |
US6251753B1 (en) * | 1999-11-23 | 2001-06-26 | Ching-Fa Yeh | Method of sidewall capping for degradation-free damascene trenches of low dielectric constant dielectric by selective liquid-phase deposition |
US20020053714A1 (en) * | 2000-03-08 | 2002-05-09 | International Business Machines Corporation | Process using poly-buffered STI |
US20020164429A1 (en) * | 2001-02-22 | 2002-11-07 | Applied Materials, Inc. | Methods for forming a low dielectric constant carbon-containing film, and films produced thereby |
US20030062557A1 (en) * | 2001-09-28 | 2003-04-03 | Arnd Scholz | Method for forming inside nitride spacer for deep trench device dram cell |
US7018902B2 (en) * | 2001-11-30 | 2006-03-28 | Texas Instruments Incorporated | Gate dielectric and method |
US20030211746A1 (en) * | 2002-05-09 | 2003-11-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Dual damascene aperture formation method absent intermediate etch stop layer |
US20040087135A1 (en) * | 2002-10-24 | 2004-05-06 | International Business Machines Corporation | Very low effective dielectric constant interconnect Structures and methods for fabricating the same |
US6831363B2 (en) * | 2002-12-12 | 2004-12-14 | International Business Machines Corporation | Structure and method for reducing thermo-mechanical stress in stacked vias |
US6972217B1 (en) * | 2002-12-23 | 2005-12-06 | Lsi Logic Corporation | Low k polymer E-beam printable mechanical support |
US20040152342A1 (en) * | 2003-02-04 | 2004-08-05 | Micron Technology, Inc. | Method of eliminating residual carbon from flowable oxide fill |
US6939817B2 (en) * | 2003-05-08 | 2005-09-06 | Micron Technology, Inc. | Removal of carbon from an insulative layer using ozone |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11183558B2 (en) | 2020-02-10 | 2021-11-23 | International Business Machines Corporation | Nanosheet transistor having partially self-limiting bottom isolation extending into the substrate and under the source/drain and gate regions |
WO2023028007A1 (en) * | 2021-08-26 | 2023-03-02 | Applied Materials, Inc. | Treatments for controlling deposition defects |
US11894228B2 (en) | 2021-08-26 | 2024-02-06 | Applied Materials, Inc. | Treatments for controlling deposition defects |
Also Published As
Publication number | Publication date |
---|---|
US20040224510A1 (en) | 2004-11-11 |
JP2007516603A (en) | 2007-06-21 |
CN101176190A (en) | 2008-05-07 |
CN101176190B (en) | 2012-10-24 |
WO2004102651A1 (en) | 2004-11-25 |
TWI300810B (en) | 2008-09-11 |
TW200502428A (en) | 2005-01-16 |
EP1623455A1 (en) | 2006-02-08 |
US6939817B2 (en) | 2005-09-06 |
KR20060014393A (en) | 2006-02-15 |
KR100788183B1 (en) | 2007-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6939817B2 (en) | Removal of carbon from an insulative layer using ozone | |
US7205248B2 (en) | Method of eliminating residual carbon from flowable oxide fill | |
US6300219B1 (en) | Method of forming trench isolation regions | |
US6037018A (en) | Shallow trench isolation filled by high density plasma chemical vapor deposition | |
US9209243B2 (en) | Method of forming a shallow trench isolation structure | |
US6271153B1 (en) | Semiconductor processing method and trench isolation method | |
US20070178664A1 (en) | Shallow trench isolation structure and method of fabricating the same | |
JP2007531324A (en) | Method for forming trench isolation region | |
US20210083048A1 (en) | Semiconductor device | |
US20070215975A1 (en) | Method of fabricating semiconductor device | |
US7883986B2 (en) | Methods of forming trench isolation and methods of forming arrays of FLASH memory cells | |
US6841850B2 (en) | Semiconductor device having silicon nitride film and silicon oxide film, and method of fabricating the same | |
JP2006520540A (en) | Process for forming shallow trench isolation for strained silicon processes. | |
EP1081755A2 (en) | Method for improving a quality of dielectric layer and semiconductor device | |
CN114420632A (en) | Method for manufacturing semiconductor device | |
KR100691016B1 (en) | Method for forming isolation layer of semiconductor device | |
JPH1126568A (en) | Semiconductor device and manufacture thereof | |
KR20060123813A (en) | Apparatus for forming of device isolation in a semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |