US20060023529A1 - Dual equalization devices for long data line pairs - Google Patents
Dual equalization devices for long data line pairs Download PDFInfo
- Publication number
- US20060023529A1 US20060023529A1 US10/893,783 US89378304A US2006023529A1 US 20060023529 A1 US20060023529 A1 US 20060023529A1 US 89378304 A US89378304 A US 89378304A US 2006023529 A1 US2006023529 A1 US 2006023529A1
- Authority
- US
- United States
- Prior art keywords
- equalization
- pair
- lines
- line
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000009977 dual effect Effects 0.000 title 1
- 238000000034 method Methods 0.000 claims description 7
- 230000000295 complement effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 230000001934 delay Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1048—Data bus control circuits, e.g. precharging, presetting, equalising
Definitions
- the present invention relates, in general, to the field of equalization of data line pairs in an integrated circuit memory. More particularly, the present invention relates to a method of equalizing extremely long data line pairs in which the distributed resistance and capacitance thereof adversely affects rapid and complete equalization.
- a portion of an integrated circuit memory 100 includes a data amplifier 100 for driving a resistive-capacitive data line pair 14 , 16 .
- An equalization circuit 12 is used to equalize lines 14 and 16 to an intermediate voltage VEQ, as is known in the art.
- Each pair of data lines 14 , 16 typically only has one equalization location (“EQ”), as shown in FIG. 1 .
- EQ equalization location
- FIG. 2 there are typically three devices (M 1 , M 2 , and M 3 ) in equalization circuit 12 , but they are all attached to the data line pair 14 , 16 at roughly the same physical location. This is because the information needed to fully EQ or sense the data line pair is also usually available only at that same location. Furthermore, this is usually the end of data line pair 14 , 16 .
- Transistor M 1 is used to provide the VEQ voltage to line 14
- transistor M 3 is used to provide the VEQ voltage to line 16
- transistor M 2 is used short out lines 14 and 16 to remove any small voltage difference between the two lines.
- the “ ⁇ overscore (EQ) ⁇ ” control signal is used to initiate equalization.
- the actual “ ⁇ overscore (EQ) ⁇ ” control signal bus is coupled to the gates of P-channel transistors M 1 , M 2 , and M 3 , and is typically only available at one end of the integrated circuit.
- What is desired is a circuit and method for quickly and efficiently equalizing data line pairs in an integrated circuit memory or other circuit, so that the adverse affects of distributed resistance and capacitance in long data lines can be overcome.
- an equalization circuit which enables a data line pair to be quickly and efficiently equalized.
- EQ devices are attached at both ends of a data line pair, and the EQ operation is completed substantially four times faster than if EQ devices are attached at only one end of the data line pair.
- EQ circuits are attached at both ends of the data-line pair.
- a primary EQ circuit at one end of the data line pair receives a primary control signal
- a secondary EQ circuit at the other end of the data line pair receives a secondary control signal, which is different than the primary control signal.
- the EQ devices in the primary EQ circuit attached near the read and write amplifiers work as normal since all the information is available as to whether or not the corresponding data line pair should be equalized.
- the additional EQ devices in the secondary EQ circuit placed at the other end of the data line pair receive a simpler control signal that lacks the information as to whether or not any particular data line pair is being equalized.
- the equalization circuit of the present invention is designed for use in an integrated circuit memory such as a DRAM, but it can be used in any memory application in which long data-line pairs are used in a “sense/equilibrate” sequence.
- FIG. 1 is a schematic/block diagram of a portion of an integrated circuit memory including a data amplifier, equalization circuit, and a pair of resistive-capacitive data lines as is known in the art;
- FIG. 2 is a schematic diagram of a typical equalization circuit for use in the integrated circuit memory of FIG. 1 ;
- FIG. 3 is a schematic diagram of an equalization circuit according to an embodiment of the present invention.
- FIG. 4 is a timing diagram associated with equalization circuit of FIG. 3 .
- an integrated circuit memory 300 includes equalization circuitry according to an embodiment of the present invention, including two data line pairs 14 A, 16 A and 14 B, 16 B to be equalized. While only two data line pairs are shown in FIG. 3 , it is apparent to those having skill in the art that any number of data line pairs may be present in an integrated circuit memory or other integrated circuit.
- a corresponding number of first equalization circuits 22 A and 22 B are coupled to a first end of each associated data line pair. In FIG. 3 , two first equalization circuits are shown, but any number of such circuits can be provided to accommodate the number of data line pairs present.
- a corresponding number of read amplifiers 24 A, 24 B and a corresponding number of write amplifiers 26 A, 26 B are associated with each of the first equalization circuits 22 A, 22 B.
- a data bus 28 is coupled to each of the read 24 A, 24 B and write 26 A, 26 B amplifiers.
- a corresponding number of second equalization circuits 18 A, 18 B are coupled to a second end of each data line pair.
- a number of memory subarrays 20 A, 20 B are coupled to each data line pair as shown in FIG. 3 . The actual number of memory subarrays is determined only by the designer's choice to accommodate a specific application or set of performance objectives.
- Each of the first equalization circuits 22 A, 22 B each receive a first equalization control signal EQ 1 that contains information as to which of the plurality of data line pairs is being accessed.
- Each of the second equalization circuits 18 A, 18 B receive a second equalization control signal EQ 2 that does not contain any information as to which of the plurality of data line pairs is being accessed.
- the first equalization circuit includes a P-channel transistor M 2 having a current path coupled between each line in a respective line pair as shown in FIG. 2 .
- Transistor M 2 is optional in the second equalization circuit.
- Each of the first and second equalization circuits also includes a first P-channel transistor M 1 coupled to a first line in a respective line pair, and a second P-channel transistor M 3 coupled to a second line in a respective line pair, for providing an equalization voltage VEQ to the first and second lines. While P-channel transistors are shown, it is apparent to those of skill in the art that N-channel transistors can be used, as long as the polarity of the EQ signal is reversed. A combination of N-channel and P-channel transistors could also be used.
- the equalization circuitry of an embodiment of the present invention equalizes a first end of the pair of resistive-capacitive data lines 14 , 16 under control of the first control signal EQ 1 and equalizes a second end of the pair of resistive-capacitive data lines 14 , 16 under control of the second control signal EQ 2 .
- the EQ 2 control signal at the far end of the data line pair has no information as to which data line pairs are actually being accessed or not. In operation, therefore, the additional EQ devices are turned off whenever any data line pair might be accessed.
- the primary EQ devices at the read and write amplifier end always keep an unaccessed data line pair in the EQ state.
- the YCLK signal is an internal clock signal associated with column address timing.
- YCLK is high (logic one state or simply “1”) a sense amplifier in the memory array is being accessed for either read or write purposes.
- Two EQ circuits according to an embodiment of the present invention are needed to perform the equalization task in a short period of time if a read or write operation has just separated a data line pair, but only one EQ circuit is required for a data line pair to just remain in an equalization state.
- the primary EQ 1 signal contains embedded information such as a “bank” command, read/write command, and various column addresses.
- the EQ 2 signal lacks this embedded information. If YCLK is high, equalization does not take place.
- the data line pair 14 , 16 stays in the EQ mode if that YCLK does not apply to the data line pair, because the “true” EQ device (controlled by EQ 1 ) will remain in the EQ state.
- the far side equalization circuit turns off every YCLK cycle, since no information is available on the far side of the memory subarray to know which YCLK cycle truly applies to the data line pair the EQ device is attached to.
- the following signals are shown in FIG. 4 : YCLK, YCLK i, YCLK x, EQ 1 , and EQ 2 .
- YCLK is the internal clock signal as previously described.
- YCLK i is an internal clock signal associated with a line coupled to an equalization circuit receiving the YCLK signal.
- YCLK x is an internal clock signal associated with a different line coupled to another equalization circuit.
- EQ 1 and EQ 2 are the first and second equalization signals. As can be seen in FIG. 4 , the EQ 1 signal turns off whenever the corresponding “YCLK i” signal is received. However, the EQ 2 signal turns off every time the master YCLK signal changes state.
Abstract
Description
- The present invention relates, in general, to the field of equalization of data line pairs in an integrated circuit memory. More particularly, the present invention relates to a method of equalizing extremely long data line pairs in which the distributed resistance and capacitance thereof adversely affects rapid and complete equalization.
- Referring now to
FIG. 1 , a portion of an integratedcircuit memory 100 includes adata amplifier 100 for driving a resistive-capacitivedata line pair equalization circuit 12 is used to equalizelines - Each pair of
data lines FIG. 1 . Referring toFIG. 2 , there are typically three devices (M1, M2, and M3) inequalization circuit 12, but they are all attached to thedata line pair data line pair line 14, transistor M3 is used to provide the VEQ voltage toline 16, and transistor M2 is used short outlines - Problems with equalization are encountered due to ever-lengthening data lines as memory size and performance demands increase. In modern integrated circuit memory devices, performing the EQ operation from only one end of the data line pair is very inefficient. At the EQ circuit location, the data line pair equalizes very rapidly, but due to resistive-capacitive (“RC”) delays, the far side of the data line pair lags far behind and is very slow to EQ. The problem of inefficient equalization is further exacerbated since the EQ devices substantially turn off once the data line pair is equalized at the point of attachment and no further power is applied. Thus, when the near end gets close to the EQ state, the VDS of the P-channel EQ devices is close to zero, and so no more charge is put into the data lines to continue the EQ process.
- What is desired is a circuit and method for quickly and efficiently equalizing data line pairs in an integrated circuit memory or other circuit, so that the adverse affects of distributed resistance and capacitance in long data lines can be overcome.
- In accordance with an embodiment of the present invention, an equalization circuit is disclosed which enables a data line pair to be quickly and efficiently equalized. In a particular embodiment thereof, EQ devices are attached at both ends of a data line pair, and the EQ operation is completed substantially four times faster than if EQ devices are attached at only one end of the data line pair.
- According to an embodiment of the present invention, EQ circuits are attached at both ends of the data-line pair. A primary EQ circuit at one end of the data line pair receives a primary control signal, and a secondary EQ circuit at the other end of the data line pair receives a secondary control signal, which is different than the primary control signal. The EQ devices in the primary EQ circuit attached near the read and write amplifiers work as normal since all the information is available as to whether or not the corresponding data line pair should be equalized. The additional EQ devices in the secondary EQ circuit placed at the other end of the data line pair receive a simpler control signal that lacks the information as to whether or not any particular data line pair is being equalized.
- The equalization circuit of the present invention is designed for use in an integrated circuit memory such as a DRAM, but it can be used in any memory application in which long data-line pairs are used in a “sense/equilibrate” sequence.
- The aforementioned and other features and objects of the present invention and the manner of attaining them will become more apparent and the invention itself will be best understood by reference to the following description of a preferred embodiment taken in conjunction with the accompanying drawings, wherein:
-
FIG. 1 is a schematic/block diagram of a portion of an integrated circuit memory including a data amplifier, equalization circuit, and a pair of resistive-capacitive data lines as is known in the art; -
FIG. 2 is a schematic diagram of a typical equalization circuit for use in the integrated circuit memory ofFIG. 1 ; -
FIG. 3 is a schematic diagram of an equalization circuit according to an embodiment of the present invention; and -
FIG. 4 is a timing diagram associated with equalization circuit ofFIG. 3 . - Referring now to
FIG. 3 , anintegrated circuit memory 300 includes equalization circuitry according to an embodiment of the present invention, including twodata line pairs FIG. 3 , it is apparent to those having skill in the art that any number of data line pairs may be present in an integrated circuit memory or other integrated circuit. A corresponding number of first equalization circuits 22A and 22B are coupled to a first end of each associated data line pair. InFIG. 3 , two first equalization circuits are shown, but any number of such circuits can be provided to accommodate the number of data line pairs present. A corresponding number ofread amplifiers write amplifiers read second equalization circuits 18A, 18B are coupled to a second end of each data line pair. A number ofmemory subarrays FIG. 3 . The actual number of memory subarrays is determined only by the designer's choice to accommodate a specific application or set of performance objectives. - Each of the first equalization circuits 22A, 22B each receive a first equalization control signal EQ1 that contains information as to which of the plurality of data line pairs is being accessed. Each of the
second equalization circuits 18A, 18B receive a second equalization control signal EQ2 that does not contain any information as to which of the plurality of data line pairs is being accessed. - The first equalization circuit includes a P-channel transistor M2 having a current path coupled between each line in a respective line pair as shown in
FIG. 2 . Transistor M2 is optional in the second equalization circuit. Each of the first and second equalization circuits also includes a first P-channel transistor M1 coupled to a first line in a respective line pair, and a second P-channel transistor M3 coupled to a second line in a respective line pair, for providing an equalization voltage VEQ to the first and second lines. While P-channel transistors are shown, it is apparent to those of skill in the art that N-channel transistors can be used, as long as the polarity of the EQ signal is reversed. A combination of N-channel and P-channel transistors could also be used. - In operation, the equalization circuitry of an embodiment of the present invention equalizes a first end of the pair of resistive-
capacitive data lines capacitive data lines - The EQ2 control signal at the far end of the data line pair has no information as to which data line pairs are actually being accessed or not. In operation, therefore, the additional EQ devices are turned off whenever any data line pair might be accessed. The primary EQ devices at the read and write amplifier end always keep an unaccessed data line pair in the EQ state.
- The EQ circuitry at the far end of the data line pair only needs information as to whether or not any data line pair in the subarray is not in the EQ situation (i.e. YCLK=“1”). The YCLK signal is an internal clock signal associated with column address timing. When YCLK is high (logic one state or simply “1”) a sense amplifier in the memory array is being accessed for either read or write purposes. During this time, that particular data line pair cannot remain in the EQ state because a differential voltage must be developed thereon. Any time YCLK=“1”, the “far end” equalization devices turn off and do not EQ the attached data line pair. If a pair is not accessed by that particular YCLK event and should remain in the EQ state, the original EQ devices at the read and write amplifier end remain on and the data line pair remains equalized. Two EQ circuits according to an embodiment of the present invention are needed to perform the equalization task in a short period of time if a read or write operation has just separated a data line pair, but only one EQ circuit is required for a data line pair to just remain in an equalization state.
- An extra set of EQ devices is thus placed at the far end of the data line pair, which is controlled by the secondary EQ signal, EQ2. The primary EQ1 signal contains embedded information such as a “bank” command, read/write command, and various column addresses. The EQ2 signal, however, lacks this embedded information. If YCLK is high, equalization does not take place. The
data line pair - Referring now to the timing diagram of
FIG. 4 , the far side equalization circuit turns off every YCLK cycle, since no information is available on the far side of the memory subarray to know which YCLK cycle truly applies to the data line pair the EQ device is attached to. The following signals are shown inFIG. 4 : YCLK, YCLK i, YCLK x, EQ1, and EQ2. YCLK is the internal clock signal as previously described. YCLK i is an internal clock signal associated with a line coupled to an equalization circuit receiving the YCLK signal. YCLK x is an internal clock signal associated with a different line coupled to another equalization circuit. EQ1 and EQ2 are the first and second equalization signals. As can be seen inFIG. 4 , the EQ1 signal turns off whenever the corresponding “YCLK i” signal is received. However, the EQ2 signal turns off every time the master YCLK signal changes state. - While there have been described above the principles of the present invention in conjunction with specific components, circuitry and bias techniques, it is to be clearly understood that the foregoing description is made only by way of example and not as a limitation to the scope of the invention. Particularly, it is recognized that the teachings of the foregoing disclosure will suggest other modifications to those persons skilled in the relevant art. Such modifications may involve other features which are already known per se and which may be used instead of or in addition to features already described herein. Although claims have been formulated in this application to particular combinations of features, it should be understood that the scope of the disclosure herein also includes any novel feature or any novel combination of features disclosed either explicitly or implicitly or any generalization or modification thereof which would be apparent to persons skilled in the relevant art, whether or not such relates to the same invention as presently claimed in any claim and whether or not it mitigates any or all of the same technical problems as confronted by the present invention. The applicants hereby reserve the right to formulate new claims to such features and/or combinations of such features during the prosecution of the present application or of any further application derived therefrom.
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/893,783 US7218564B2 (en) | 2004-07-16 | 2004-07-16 | Dual equalization devices for long data line pairs |
TW093135387A TWI291285B (en) | 2004-07-16 | 2004-11-18 | Dual equalization devices for long data line pair |
CNB2004100965383A CN100472652C (en) | 2004-07-16 | 2004-11-30 | Dual equalization devices for long data line pairs |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/893,783 US7218564B2 (en) | 2004-07-16 | 2004-07-16 | Dual equalization devices for long data line pairs |
Publications (2)
Publication Number | Publication Date |
---|---|
US20060023529A1 true US20060023529A1 (en) | 2006-02-02 |
US7218564B2 US7218564B2 (en) | 2007-05-15 |
Family
ID=35731989
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/893,783 Active US7218564B2 (en) | 2004-07-16 | 2004-07-16 | Dual equalization devices for long data line pairs |
Country Status (3)
Country | Link |
---|---|
US (1) | US7218564B2 (en) |
CN (1) | CN100472652C (en) |
TW (1) | TWI291285B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050081172A1 (en) * | 2003-10-09 | 2005-04-14 | Jung Chul M. | Sense amplifier circuit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9064555B2 (en) | 2012-11-26 | 2015-06-23 | Oracle International Corporation | Secondary bit line equalizer |
Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4845672A (en) * | 1985-08-28 | 1989-07-04 | Sony Corporation | Memory circuit with active load |
US5043945A (en) * | 1989-09-05 | 1991-08-27 | Motorola, Inc. | Memory with improved bit line and write data line equalization |
US5349560A (en) * | 1992-03-30 | 1994-09-20 | Samsung Electronics Co., Ltd. | Semiconductor memory device with improved bit line precharged circuits |
US5371716A (en) * | 1992-02-03 | 1994-12-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device and operating method therefor |
US5477496A (en) * | 1994-01-11 | 1995-12-19 | Oki Electric Industry Co., Ltd. | Semiconductor memory device having circuits for precharging and equalizing |
US5499216A (en) * | 1994-03-30 | 1996-03-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device selectively operating divided memory blocks |
US5511030A (en) * | 1993-08-31 | 1996-04-23 | Oki Electric Industry Co., Ltd. | Semiconductor memory device and method of driving same |
US5537346A (en) * | 1994-05-20 | 1996-07-16 | Samsung Electronics Co., Ltd. | Semiconductor memory device obtaining high bandwidth and signal line layout method thereof |
US5623446A (en) * | 1993-08-12 | 1997-04-22 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit having a voltage booster and precharging circuit |
US5673219A (en) * | 1996-03-21 | 1997-09-30 | Texas Instruments Incorporated | Apparatus and method for reducing leakage current in a dynamic random access memory |
US5691933A (en) * | 1994-12-16 | 1997-11-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device having improved bit line distribution |
US5717645A (en) * | 1997-02-07 | 1998-02-10 | Alliance Semiconductor Corporation | Random access memory with fast, compact sensing and selection architecture |
USRE36169E (en) * | 1991-12-26 | 1999-03-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US6064612A (en) * | 1997-08-01 | 2000-05-16 | Matsushita Electric Industrial Co., Ltd. | Method and circuit for high speed differential data transmission |
US6166976A (en) * | 1998-06-03 | 2000-12-26 | G-Link Technology | Multiple equilibration circuits for a single bit line |
US6307768B1 (en) * | 2000-12-28 | 2001-10-23 | Infineon Technologies Richmond, Lp | Bitline twist with equalizer function |
US6392939B1 (en) * | 2000-01-21 | 2002-05-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with improved defect elimination rate |
US6636453B2 (en) * | 2001-05-04 | 2003-10-21 | Infineon Technologies Ag | Memory circuit having a plurality of memory areas |
US6785176B2 (en) * | 2000-07-07 | 2004-08-31 | Mosaid Technologies Incorporated | Method and apparatus for accelerating signal equalization between a pair of signal lines |
US6838337B2 (en) * | 2001-06-08 | 2005-01-04 | Micron Technology, Inc. | Sense amplifier and architecture for open digit arrays |
US6876584B2 (en) * | 2002-10-31 | 2005-04-05 | Hynix Semiconductor, Inc. | Semiconductor memory device for reducing noise in operation of sense amplifier |
US6928012B2 (en) * | 2002-09-27 | 2005-08-09 | Infineon Technologies Ag | Bitline equalization system for a DRAM integrated circuit |
US6947344B2 (en) * | 2003-02-28 | 2005-09-20 | Infineon Technologies Ag | Memory device and method of reading data from a memory cell |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100261219B1 (en) * | 1997-12-08 | 2000-07-01 | 윤종용 | Semiconductor memory device having isolation gates operating independently |
-
2004
- 2004-07-16 US US10/893,783 patent/US7218564B2/en active Active
- 2004-11-18 TW TW093135387A patent/TWI291285B/en active
- 2004-11-30 CN CNB2004100965383A patent/CN100472652C/en active Active
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4845672A (en) * | 1985-08-28 | 1989-07-04 | Sony Corporation | Memory circuit with active load |
US5043945A (en) * | 1989-09-05 | 1991-08-27 | Motorola, Inc. | Memory with improved bit line and write data line equalization |
USRE36169E (en) * | 1991-12-26 | 1999-03-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
US5371716A (en) * | 1992-02-03 | 1994-12-06 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device and operating method therefor |
US5349560A (en) * | 1992-03-30 | 1994-09-20 | Samsung Electronics Co., Ltd. | Semiconductor memory device with improved bit line precharged circuits |
US5623446A (en) * | 1993-08-12 | 1997-04-22 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit having a voltage booster and precharging circuit |
US5511030A (en) * | 1993-08-31 | 1996-04-23 | Oki Electric Industry Co., Ltd. | Semiconductor memory device and method of driving same |
US5477496A (en) * | 1994-01-11 | 1995-12-19 | Oki Electric Industry Co., Ltd. | Semiconductor memory device having circuits for precharging and equalizing |
US5499216A (en) * | 1994-03-30 | 1996-03-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device selectively operating divided memory blocks |
US5537346A (en) * | 1994-05-20 | 1996-07-16 | Samsung Electronics Co., Ltd. | Semiconductor memory device obtaining high bandwidth and signal line layout method thereof |
US5691933A (en) * | 1994-12-16 | 1997-11-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device having improved bit line distribution |
US5673219A (en) * | 1996-03-21 | 1997-09-30 | Texas Instruments Incorporated | Apparatus and method for reducing leakage current in a dynamic random access memory |
US5717645A (en) * | 1997-02-07 | 1998-02-10 | Alliance Semiconductor Corporation | Random access memory with fast, compact sensing and selection architecture |
US6064612A (en) * | 1997-08-01 | 2000-05-16 | Matsushita Electric Industrial Co., Ltd. | Method and circuit for high speed differential data transmission |
US6166976A (en) * | 1998-06-03 | 2000-12-26 | G-Link Technology | Multiple equilibration circuits for a single bit line |
US6392939B1 (en) * | 2000-01-21 | 2002-05-21 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device with improved defect elimination rate |
US20040264272A1 (en) * | 2000-07-07 | 2004-12-30 | Paul Demone | Method and apparatus for accelerating signal equalization between a pair of signal lines |
US6785176B2 (en) * | 2000-07-07 | 2004-08-31 | Mosaid Technologies Incorporated | Method and apparatus for accelerating signal equalization between a pair of signal lines |
US6307768B1 (en) * | 2000-12-28 | 2001-10-23 | Infineon Technologies Richmond, Lp | Bitline twist with equalizer function |
US6636453B2 (en) * | 2001-05-04 | 2003-10-21 | Infineon Technologies Ag | Memory circuit having a plurality of memory areas |
US6838337B2 (en) * | 2001-06-08 | 2005-01-04 | Micron Technology, Inc. | Sense amplifier and architecture for open digit arrays |
US6928012B2 (en) * | 2002-09-27 | 2005-08-09 | Infineon Technologies Ag | Bitline equalization system for a DRAM integrated circuit |
US6876584B2 (en) * | 2002-10-31 | 2005-04-05 | Hynix Semiconductor, Inc. | Semiconductor memory device for reducing noise in operation of sense amplifier |
US6947344B2 (en) * | 2003-02-28 | 2005-09-20 | Infineon Technologies Ag | Memory device and method of reading data from a memory cell |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050081172A1 (en) * | 2003-10-09 | 2005-04-14 | Jung Chul M. | Sense amplifier circuit |
US20060245282A1 (en) * | 2003-10-09 | 2006-11-02 | Jung Chul M | Sense amplifier circuit |
US7133321B2 (en) * | 2003-10-09 | 2006-11-07 | Micron Technology, Inc. | Sense amplifier circuit |
US7433250B2 (en) | 2003-10-09 | 2008-10-07 | Micron Technology, Inc. | Sense amplifier circuit |
Also Published As
Publication number | Publication date |
---|---|
TW200605498A (en) | 2006-02-01 |
TWI291285B (en) | 2007-12-11 |
US7218564B2 (en) | 2007-05-15 |
CN1722300A (en) | 2006-01-18 |
CN100472652C (en) | 2009-03-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0774757B1 (en) | Precharge circuit for a semiconductor memory device | |
US6496440B2 (en) | Method and system for accessing rows in multiple memory banks within an integrated circuit | |
US6522163B1 (en) | Apparatus and method for coupling a first node to a second node using switches which are selectively clocked for fast switching times | |
US4984204A (en) | High speed sensor system using a level shift circuit | |
US7483327B2 (en) | Apparatus and method for adjusting an operating parameter of an integrated circuit | |
US6636444B2 (en) | Semiconductor memory device having improved data transfer rate without providing a register for holding write data | |
JPH10188555A (en) | Semiconductor memory, and data reading and writing method | |
US7349274B2 (en) | Precharge circuit and method employing inactive weak precharging and equalizing scheme and memory device including the same | |
US6297999B2 (en) | Semiconductor memory device and method for setting stress voltage | |
US5831919A (en) | Apparatus and method for a direct-sense sense-amplifier with decoded read and write Y-select | |
US6388937B2 (en) | Semiconductor memory device | |
US6378008B1 (en) | Output data path scheme in a memory device | |
US5805515A (en) | Semiconductor memory device for high speed operation | |
JP2795074B2 (en) | Dynamic RAM | |
US20040264260A1 (en) | Semiconductor memory device | |
US5511031A (en) | Semiconductor memory system having sense amplifier being activated late during clock cycle | |
JP2718577B2 (en) | Dynamic RAM | |
US5936909A (en) | Static random access memory | |
US7218564B2 (en) | Dual equalization devices for long data line pairs | |
US6434074B1 (en) | Sense amplifier imbalance compensation for memory self-timed circuits | |
US6115308A (en) | Sense amplifier and method of using the same with pipelined read, restore and write operations | |
KR100368117B1 (en) | method for maintaining data coherency in late-select type semiconductor memory device and data coherency maintaining circuit therefore | |
US6212120B1 (en) | Semiconductor memory device with less power consumption | |
US6434069B1 (en) | Two-phase charge-sharing data latch for memory circuit | |
KR100337205B1 (en) | Data sense amplifier driver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PROMOS TECHNOLOGIES INC., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FAUE, JON ALLAN;HEIGHTLEY, JOHN D.;REEL/FRAME:015587/0308 Effective date: 20040713 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: HASDRUBAL IP LLC, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PROMOS TECHNOLOGIES INC.;REEL/FRAME:066051/0218 Effective date: 20231225 |