US20060086963A1 - Stacked capacitor and method for preparing the same - Google Patents
Stacked capacitor and method for preparing the same Download PDFInfo
- Publication number
- US20060086963A1 US20060086963A1 US11/234,276 US23427605A US2006086963A1 US 20060086963 A1 US20060086963 A1 US 20060086963A1 US 23427605 A US23427605 A US 23427605A US 2006086963 A1 US2006086963 A1 US 2006086963A1
- Authority
- US
- United States
- Prior art keywords
- interdigital electrode
- stacked capacitor
- dielectric layer
- conductive layer
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/318—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments
Definitions
- the present invention relates to a stacked capacitor and method for preparing the same, and more particularly, to a stacked capacitor having interdigital electrodes and method for preparing the same.
- DRAM is a widely used integrated circuit device. With the development of the semiconductor industry, there is an increasing demand for DRAM with higher storage capacity.
- the memory cell of DRAM consists of a Metal-Oxide-Semiconductor (MOS) transistor and a capacitor electrically connected to each other.
- the capacitor functions to store the electric charge representing data, and high capacitance is necessary to prevent the data from being lost due to discharge.
- the method to increase electric charge storing capacity of the capacitor can be achieved by increasing the dielectric constant of the dielectric material and reducing the thickness of the dielectric material used in the capacitor, as well as increasing surface area of the capacitor.
- the traditional fabrication process for preparing the capacitor is no longer applicable. Consequently, researchers are trying to develop dielectric material with a higher dielectric constant and to increase surface area of the capacitor so as to increase the capacitance.
- the objective of the present invention is to provide a stacked capacitor having interdigital electrodes and method for preparing the same.
- the present invention discloses a stacked capacitor having interdigital electrodes and method for preparing the same.
- the stacked capacitor comprises a lower interdigital electrode, an upper interdigital electrode and a dielectric material sandwiched between the lower interdigital electrode and the upper interdigital electrode.
- Both the lower and the upper interdigital electrodes comprise a body and a plurality of fingers electrically connected to the body, and the dielectric material can be silicon nitride or silicon oxide.
- fingers of the lower interdigital electrode are made of titanium nitride
- fingers of the upper interdigital electrode are made of polysilicon.
- the body of the upper interdigital electrode is made of titanium nitride, and the finger is made of polysilicon.
- the present method for preparing a stacked capacitor first forms a trench in a substrate and a plurality of stacked capacitive structures on the substrate, wherein the capacitive structure includes a first conductive layer, a first dielectric layer and a second conductive layer.
- a second dielectric layer is deposited on the surface of the capacitive structures in the trench, and an etching process is then performed to remove a portion of the second dielectric layer and the capacitive structures in the trench so as to form an opening in the trench.
- the second conductive layer in the opening is electrically isolated, and a third conductive layer is subsequently formed in the opening to electrically connect the first conductive layers in the opening.
- the second conductive layers on the surface of the substrate are then exposed, and a fourth conductive layer is deposited on the surface of the substrate to electrically connect the second conductive layers.
- FIG. 1 to FIG. 10 show the method for preparing a stacked capacitor according to the present invention.
- FIG. 11 is a close-up diagram of a stacked capacitor according to the present invention.
- FIG. 1 to FIG. 10 illustrate a method for preparing a stacked capacitor 10 and FIG. 11 is a close-up diagram of the stacked capacitor 10 according to the present invention.
- the present invention prepares a substrate 12 , which includes four gate structures 14 , a bit-line contact plug 16 , two capacitor contact plugs 18 and a dielectric layer 20 .
- a photolithographic process and an etching process are performed to form trenches 22 in the dielectric layer 20 , wherein the trench 20 exposes the capacitor contact plug 18 , as shown in FIG. 2 .
- a deposition process is performed to form two stacked capacitive structures 30 on the substrate 12 , and a dielectric layer 32 sandwiched between the two capacitive structures 30 , wherein the capacitive structure 30 comprises a conductive layer 24 , a dielectric layer 26 and a conductive layer 28 .
- a dielectric layer 34 is then deposited on the surface of the capacitive structure 30 .
- the conductive layer 24 is a titanium nitride layer formed by atomic layer deposition
- both the dielectric layer 26 and the dielectric layer 32 are silicon nitride layer formed by atomic layer deposition or chemical vapor deposition
- the conductive layer 28 is a polysilicon layer formed by epitaxy process or chemical vapor deposition.
- the thickness of the conductive layer 24 is about 50 ⁇
- the thicknesses of the dielectric layer 26 and the dielectric layer 32 are about 50 ⁇
- the thickness of the conductive layer 28 is about 100 ⁇ .
- the dielectric layer 26 and the dielectric layer 32 consisting of silicon nitride
- the dielectric layer 34 can be a silicon oxide layer formed by tetra-ethyl-ortho-silicate deposition or silicon nitride/silicon oxide (a double-layer structure).
- an etching process is performed to remove a portion of the dielectric layer 34 , the capacitive structure 30 and the dielectric layer 32 at the lower of the trench 22 to form an opening 36 down to the surface of the capacitor contact plug 18 , i.e., the opening 36 is formed in the capacitive structure 30 inside the trench 22 .
- the polysilicon of the conductive layer 28 is transformed into insulating silicon nitride in a nitrogen-containing atmosphere to isolate the conductive layer 28 exposed to the opening 36 .
- a portion of polysilicon of the conductive layer 28 exposed to the opening 36 and positioned on the surface of the substrate 12 will be transformed into silicon nitride composing the dielectric layer 26 and the dielectric layer 32 , as shown in FIG. 5 .
- the etching process can be a dry etching process using carbon tetrafluoride and oxygen as etching gases, wherein the pressure in the reaction chamber is preferably about 60 mTorr, power about 100 W, and frequency 13.56 MHz.
- the thickness of the dielectric layer 34 in y direction is greater than that in x direction, and the dry etching can therefore remove the dielectric layer 34 , the capacitive structure 30 and the dielectric layer 32 down to the surface of the capacitor contact plug 18 , substantially without removing the dielectric layer 34 and the capacitive structure 30 from sidewalls of the trench 22 . That is to say, the dry etching process forms the opening 36 in a self-aligned manner to expose the capacitor contact plug 18 .
- a conductive layer 38 is deposited in the opening 32 and a dielectric layer 40 is subsequently deposited on the conductive layer 38 .
- the conductive layer 38 in the opening 36 is electrically connected to the conductive layer 24 and the capacitor contact plug 18 , and the dielectric layer 40 fills the opening 36 .
- the conductive layer 38 is a titanium nitride layer formed by atomic layer deposition, and the dielectric layer 40 is made of tetra-ethyl-ortho-silicate.
- a chemical-mechanical polishing process is then performed to planarize the surface of the substrate 12 .
- a wet etching process is performed to remove a portion of the dielectric layer 28 and the dielectric layer 32 from the surface of the substrate 12 , wherein the wet etching process uses phosphoric acid at 160° C. as etching solution to remove the silicon nitride composing the dielectric layer 28 and the dielectric layer 32 .
- Another wet etching process is then performed to remove a portion of the conductive layer 24 and the conductive layer 38 consisting of titanium nitride from the surface of the substrate 12 to form a gap 42 between the conductive layer 28 consisting of polysilicon, wherein the etching solution used to etch the titanium nitride preferably comprises 22% of (NH 4 ) 2 Ce(NO 3 ) 6 and 8% of acetic acid, and the reaction temperature is preferably about 20° C.
- a dielectric layer 44 is deposited on the surface of the substrate 12 and fills the gap 42 , wherein the dielectric layer 44 is a silicon nitride layer formed by atomic layer deposition.
- a wet etching process or a planarization process is performed to remove the dielectric layer 44 from the surface of the substrate 12 , while the dielectric layer 44 in the gap 42 is remained, as shown in FIG. 9 .
- Removing the dielectric layer 44 from the surface of the substrate 12 exposes the conductive layer 28 consisting of polysilicon.
- the conductive layer 24 and the conductive layer 38 consisting of titanium nitride is not exposed since the dielectric layer 44 remaining in the gap 42 covers the conductive layer 24 and the conductive layer 38 .
- a conductive layer 46 is deposited on the surface of the substrate 12 to electrically connect the conductive layer 28 , wherein the conductive layer 44 is made of titanium nitride.
- a dielectric layer 48 is then deposited on the conductive layer 44 to complete the stacked capacitor 10 , as shown in FIG. 11 .
- the stacked capacitor 10 comprises an upper interdigital electrode 70 , a lower interdigital electrode 60 , and a dielectric material sandwiched between the upper interdigital electrode 70 and the lower interdigital electrode 60 .
- the upper interdigital electrode 70 consists of the conductive layer 44 and the conductive layer 28
- the lower interdigital electrode 60 consists of the conductive layer 38 and the conductive layer 24
- the dielectric material consists of the dielectric layer 26 , the dielectric layer 32 , the dielectric layer 34 and the dielectric layer 40 .
- the dielectric material sandwiched between the upper interdigital electrode 70 and the lower interdigital electrode 60 has a dielectric constant larger than or equal to 3.9.
- the dielectric material can be silicon nitride, silicon oxide, aluminum oxide or titanium oxide.
- Fingers of the upper interdigital electrode 70 can be made of polysilicon (the conductive layer 28 ) or aluminum, and fingers of the lower interdigital electrode 60 are made of titanium nitride (conductive layer 24 ) or titanium, i.e., the finger of the upper interdigital electrode 70 and the finger of the lower interdigital electrode 60 can be made of different conductive materials.
- the body (the conductive layer 46 ) of the upper interdigital electrode 70 is made of titanium nitride or titanium
- the finger (the conductive layer 28 ) is made of polysilicon or aluminum, i.e., the body and the finger of the upper interdigital electrode 70 can be made of different conductive materials.
Abstract
The present invention discloses a stacked capacitor having interdigital electrodes and method for preparing the same. The stacked capacitor comprises a first interdigital electrode, a second interdigital electrode and a dielectric material sandwiched between the first interdigital electrode and the second interdigital electrode. The first and the second interdigital electrodes comprise a body and a plurality of fingers electrically connected to the body, and the dielectric material can be silicon nitride or silicon oxide. Preferably, fingers of the first interdigital electrode are made of titanium nitride, while fingers of the second interdigital electrode are made of polysilicon. The body of the first and the second interdigital electrodes are preferably made of titanium nitride.
Description
- This is a Division of application Ser. No. 10/971,133 filed Oct. 25, 2004. The entire disclosure of the prior application is hereby incorporated by reference herein in its entirety.
- (A) Field of the Invention
- The present invention relates to a stacked capacitor and method for preparing the same, and more particularly, to a stacked capacitor having interdigital electrodes and method for preparing the same.
- (B) Description of the Related Art
- DRAM is a widely used integrated circuit device. With the development of the semiconductor industry, there is an increasing demand for DRAM with higher storage capacity. The memory cell of DRAM consists of a Metal-Oxide-Semiconductor (MOS) transistor and a capacitor electrically connected to each other. The capacitor functions to store the electric charge representing data, and high capacitance is necessary to prevent the data from being lost due to discharge. The method to increase electric charge storing capacity of the capacitor can be achieved by increasing the dielectric constant of the dielectric material and reducing the thickness of the dielectric material used in the capacitor, as well as increasing surface area of the capacitor. However, with the advancement of semiconductor technology proceeds into sub-micron and deep sub-micron, the traditional fabrication process for preparing the capacitor is no longer applicable. Consequently, researchers are trying to develop dielectric material with a higher dielectric constant and to increase surface area of the capacitor so as to increase the capacitance.
- The objective of the present invention is to provide a stacked capacitor having interdigital electrodes and method for preparing the same.
- In order to achieve the above-mentioned objective and avoid the problems of the prior art, the present invention discloses a stacked capacitor having interdigital electrodes and method for preparing the same. The stacked capacitor comprises a lower interdigital electrode, an upper interdigital electrode and a dielectric material sandwiched between the lower interdigital electrode and the upper interdigital electrode. Both the lower and the upper interdigital electrodes comprise a body and a plurality of fingers electrically connected to the body, and the dielectric material can be silicon nitride or silicon oxide. Preferably, fingers of the lower interdigital electrode are made of titanium nitride, and fingers of the upper interdigital electrode are made of polysilicon. The body of the upper interdigital electrode is made of titanium nitride, and the finger is made of polysilicon.
- The present method for preparing a stacked capacitor first forms a trench in a substrate and a plurality of stacked capacitive structures on the substrate, wherein the capacitive structure includes a first conductive layer, a first dielectric layer and a second conductive layer. A second dielectric layer is deposited on the surface of the capacitive structures in the trench, and an etching process is then performed to remove a portion of the second dielectric layer and the capacitive structures in the trench so as to form an opening in the trench. The second conductive layer in the opening is electrically isolated, and a third conductive layer is subsequently formed in the opening to electrically connect the first conductive layers in the opening. The second conductive layers on the surface of the substrate are then exposed, and a fourth conductive layer is deposited on the surface of the substrate to electrically connect the second conductive layers.
- Other objectives and advantages of the present invention will become apparent upon reading the following description and upon reference to the accompanying drawings in which:
-
FIG. 1 toFIG. 10 show the method for preparing a stacked capacitor according to the present invention; and -
FIG. 11 is a close-up diagram of a stacked capacitor according to the present invention. -
FIG. 1 toFIG. 10 illustrate a method for preparing a stackedcapacitor 10 andFIG. 11 is a close-up diagram of the stackedcapacitor 10 according to the present invention. As shown inFIG. 1 , the present invention prepares asubstrate 12, which includes fourgate structures 14, a bit-line contact plug 16, twocapacitor contact plugs 18 and adielectric layer 20. A photolithographic process and an etching process are performed to formtrenches 22 in thedielectric layer 20, wherein thetrench 20 exposes thecapacitor contact plug 18, as shown inFIG. 2 . - Referring to
FIG. 3 , a deposition process is performed to form two stackedcapacitive structures 30 on thesubstrate 12, and adielectric layer 32 sandwiched between the twocapacitive structures 30, wherein thecapacitive structure 30 comprises aconductive layer 24, adielectric layer 26 and aconductive layer 28. Adielectric layer 34 is then deposited on the surface of thecapacitive structure 30. Theconductive layer 24 is a titanium nitride layer formed by atomic layer deposition, both thedielectric layer 26 and thedielectric layer 32 are silicon nitride layer formed by atomic layer deposition or chemical vapor deposition, and theconductive layer 28 is a polysilicon layer formed by epitaxy process or chemical vapor deposition. Preferably, the thickness of theconductive layer 24 is about 50 Å, the thicknesses of thedielectric layer 26 and thedielectric layer 32 are about 50 Å, and the thickness of theconductive layer 28 is about 100 Å. - In addition, after depositing the
dielectric layer 26 and thedielectric layer 32 consisting of silicon nitride, it is contributive to reduce leakage current that uses hydrochloric acid as an oxidizing agent to oxidize the surface of thedielectric layer 26 and thedielectric layer 32 into silicon-oxy-nitride (SiNOx) to form a double-layer structure consisting of silicon nitride/silicon-oxy-nitride. Thedielectric layer 34 can be a silicon oxide layer formed by tetra-ethyl-ortho-silicate deposition or silicon nitride/silicon oxide (a double-layer structure). - Referring to
FIG. 4 , an etching process is performed to remove a portion of thedielectric layer 34, thecapacitive structure 30 and thedielectric layer 32 at the lower of thetrench 22 to form anopening 36 down to the surface of thecapacitor contact plug 18, i.e., theopening 36 is formed in thecapacitive structure 30 inside thetrench 22. The polysilicon of theconductive layer 28 is transformed into insulating silicon nitride in a nitrogen-containing atmosphere to isolate theconductive layer 28 exposed to theopening 36. Particularly, a portion of polysilicon of theconductive layer 28 exposed to theopening 36 and positioned on the surface of thesubstrate 12 will be transformed into silicon nitride composing thedielectric layer 26 and thedielectric layer 32, as shown inFIG. 5 . - The etching process can be a dry etching process using carbon tetrafluoride and oxygen as etching gases, wherein the pressure in the reaction chamber is preferably about 60 mTorr, power about 100 W, and frequency 13.56 MHz. The thickness of the
dielectric layer 34 in y direction is greater than that in x direction, and the dry etching can therefore remove thedielectric layer 34, thecapacitive structure 30 and thedielectric layer 32 down to the surface of thecapacitor contact plug 18, substantially without removing thedielectric layer 34 and thecapacitive structure 30 from sidewalls of thetrench 22. That is to say, the dry etching process forms the opening 36 in a self-aligned manner to expose thecapacitor contact plug 18. - Referring to
FIG. 6 , aconductive layer 38 is deposited in theopening 32 and adielectric layer 40 is subsequently deposited on theconductive layer 38. Theconductive layer 38 in theopening 36 is electrically connected to theconductive layer 24 and thecapacitor contact plug 18, and thedielectric layer 40 fills theopening 36. Theconductive layer 38 is a titanium nitride layer formed by atomic layer deposition, and thedielectric layer 40 is made of tetra-ethyl-ortho-silicate. A chemical-mechanical polishing process is then performed to planarize the surface of thesubstrate 12. - Referring to
FIG. 7 , a wet etching process is performed to remove a portion of thedielectric layer 28 and thedielectric layer 32 from the surface of thesubstrate 12, wherein the wet etching process uses phosphoric acid at 160° C. as etching solution to remove the silicon nitride composing thedielectric layer 28 and thedielectric layer 32. Another wet etching process is then performed to remove a portion of theconductive layer 24 and theconductive layer 38 consisting of titanium nitride from the surface of thesubstrate 12 to form agap 42 between theconductive layer 28 consisting of polysilicon, wherein the etching solution used to etch the titanium nitride preferably comprises 22% of (NH4)2Ce(NO3)6 and 8% of acetic acid, and the reaction temperature is preferably about 20° C. - Referring to
FIG. 8 , adielectric layer 44 is deposited on the surface of thesubstrate 12 and fills thegap 42, wherein thedielectric layer 44 is a silicon nitride layer formed by atomic layer deposition. A wet etching process or a planarization process is performed to remove thedielectric layer 44 from the surface of thesubstrate 12, while thedielectric layer 44 in thegap 42 is remained, as shown inFIG. 9 . Removing thedielectric layer 44 from the surface of thesubstrate 12 exposes theconductive layer 28 consisting of polysilicon. In the contrary, theconductive layer 24 and theconductive layer 38 consisting of titanium nitride is not exposed since thedielectric layer 44 remaining in thegap 42 covers theconductive layer 24 and theconductive layer 38. - Referring to
FIG. 10 , aconductive layer 46 is deposited on the surface of thesubstrate 12 to electrically connect theconductive layer 28, wherein theconductive layer 44 is made of titanium nitride. Adielectric layer 48 is then deposited on theconductive layer 44 to complete thestacked capacitor 10, as shown inFIG. 11 . Thestacked capacitor 10 comprises an upperinterdigital electrode 70, a lowerinterdigital electrode 60, and a dielectric material sandwiched between the upperinterdigital electrode 70 and the lowerinterdigital electrode 60. The upperinterdigital electrode 70 consists of theconductive layer 44 and theconductive layer 28, the lowerinterdigital electrode 60 consists of theconductive layer 38 and theconductive layer 24, and the dielectric material consists of thedielectric layer 26, thedielectric layer 32, thedielectric layer 34 and thedielectric layer 40. Preferably, the dielectric material sandwiched between the upperinterdigital electrode 70 and the lowerinterdigital electrode 60 has a dielectric constant larger than or equal to 3.9. For example, the dielectric material can be silicon nitride, silicon oxide, aluminum oxide or titanium oxide. - Fingers of the upper
interdigital electrode 70 can be made of polysilicon (the conductive layer 28) or aluminum, and fingers of the lowerinterdigital electrode 60 are made of titanium nitride (conductive layer 24) or titanium, i.e., the finger of the upperinterdigital electrode 70 and the finger of the lowerinterdigital electrode 60 can be made of different conductive materials. Particularly, the body (the conductive layer 46) of the upperinterdigital electrode 70 is made of titanium nitride or titanium, and the finger (the conductive layer 28) is made of polysilicon or aluminum, i.e., the body and the finger of the upperinterdigital electrode 70 can be made of different conductive materials. - The above-described embodiments of the present invention are intended to be illustrative only. Numerous alternative embodiments may be devised by those skilled in the art without departing from the scope of the following claims.
Claims (8)
1. A stacked capacitor, comprising:
an upper interdigital electrode;
a lower interdigital electrode; and
a dielectric sandwiched between the upper interdigital electrode and the lower interdigital electrode.
2. The stacked capacitor of claim 1 , wherein the upper interdigital electrode and the lower interdigital electrode comprise:
a body; and
a plurality of fingers electrically connected to the body.
3. The stacked capacitor of claim 2 , wherein the finger of the upper interdigital electrode and the finger of the lower interdigital electrode are made of different materials.
4. The stacked capacitor of claim 2 , wherein the finger of the upper interdigital electrode is made of polysilicon or aluminum, and the finger of the lower interdigital electrode is made of titanium nitride or titanium.
5. The stacked capacitor of claim 2 , wherein the body and the finger of the upper interdigital electrode are made of different materials.
6. The stacked capacitor of claim 2 , wherein the body of the upper interdigital electrode is made of titanium nitride or titanium, and the finger of the upper interdigital electrode is made of polysilicon or aluminum.
7. The stacked capacitor of claim 1 , wherein the dielectric constant of the dielectric is larger than or equal to 3.9.
8. The stacked capacitor of claim 7 , wherein the dielectric is selected from the group consisting of silicon nitride, silicon oxide, aluminum oxide and titanium oxide.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/234,276 US20060086963A1 (en) | 2004-10-25 | 2005-09-26 | Stacked capacitor and method for preparing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/971,133 US7049205B2 (en) | 2004-10-25 | 2004-10-25 | Stacked capacitor and method for preparing the same |
US11/234,276 US20060086963A1 (en) | 2004-10-25 | 2005-09-26 | Stacked capacitor and method for preparing the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/971,133 Division US7049205B2 (en) | 2004-10-25 | 2004-10-25 | Stacked capacitor and method for preparing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060086963A1 true US20060086963A1 (en) | 2006-04-27 |
Family
ID=36205417
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/971,133 Active US7049205B2 (en) | 2004-10-25 | 2004-10-25 | Stacked capacitor and method for preparing the same |
US11/234,276 Abandoned US20060086963A1 (en) | 2004-10-25 | 2005-09-26 | Stacked capacitor and method for preparing the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/971,133 Active US7049205B2 (en) | 2004-10-25 | 2004-10-25 | Stacked capacitor and method for preparing the same |
Country Status (1)
Country | Link |
---|---|
US (2) | US7049205B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100039193A1 (en) * | 2006-10-30 | 2010-02-18 | Byung Hoon Ryou | Interdigital capacitor, inductor, and transmission line and coupler using them |
US20100244999A1 (en) * | 2006-08-22 | 2010-09-30 | Byung Hoon Ryou | Transmission line |
US20110156209A1 (en) * | 2008-02-12 | 2011-06-30 | Texas Instruments Incorporated | Multiple electrode layer backend stacked capacitor |
US20130224394A1 (en) * | 2010-07-30 | 2013-08-29 | Centre National De La Recherche Scientifique | Method for producing a capacitor including an array of nanocapacitors |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7615444B2 (en) * | 2006-06-29 | 2009-11-10 | Qimonda Ag | Method for forming a capacitor structure |
US20100123993A1 (en) * | 2008-02-13 | 2010-05-20 | Herzel Laor | Atomic layer deposition process for manufacture of battery electrodes, capacitors, resistors, and catalyzers |
TWI581441B (en) * | 2015-09-08 | 2017-05-01 | 力晶科技股份有限公司 | Multilayer crown-shaped mim capacitor and manufacturing method thereof |
US10650978B2 (en) * | 2017-12-15 | 2020-05-12 | Micron Technology, Inc. | Methods of incorporating leaker devices into capacitor configurations to reduce cell disturb |
CN112908967B (en) * | 2019-11-19 | 2022-05-17 | 长鑫存储技术有限公司 | Semiconductor memory, capacitor array structure and manufacturing method thereof |
CN114078781B (en) * | 2020-08-21 | 2023-04-28 | 长鑫存储技术有限公司 | Method for manufacturing semiconductor memory and semiconductor memory |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6251740B1 (en) * | 1998-12-23 | 2001-06-26 | Lsi Logic Corporation | Method of forming and electrically connecting a vertical interdigitated metal-insulator-metal capacitor extending between interconnect layers in an integrated circuit |
US6261917B1 (en) * | 2000-05-09 | 2001-07-17 | Chartered Semiconductor Manufacturing Ltd. | High-K MOM capacitor |
US20010055851A1 (en) * | 2000-06-13 | 2001-12-27 | Samsung Electronics Co., Ltd. | Method for forming capacitor of semiconductor memory device using electrolplating method |
US6410955B1 (en) * | 2001-04-19 | 2002-06-25 | Micron Technology, Inc. | Comb-shaped capacitor for use in integrated circuits |
US20030170950A1 (en) * | 2002-03-08 | 2003-09-11 | Alpine Microsystems, Inc. | Thin film capacitor having multi-layer dielectric film including silicon dioxide and tantalum pentoxide |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6897508B2 (en) * | 2002-05-01 | 2005-05-24 | Sundew Technologies, Llc | Integrated capacitor with enhanced capacitance density and method of fabricating same |
US6821837B2 (en) * | 2002-11-13 | 2004-11-23 | Promos Technologies Inc. | Stack-film trench capacitor and method for manufacturing the same |
-
2004
- 2004-10-25 US US10/971,133 patent/US7049205B2/en active Active
-
2005
- 2005-09-26 US US11/234,276 patent/US20060086963A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6251740B1 (en) * | 1998-12-23 | 2001-06-26 | Lsi Logic Corporation | Method of forming and electrically connecting a vertical interdigitated metal-insulator-metal capacitor extending between interconnect layers in an integrated circuit |
US6261917B1 (en) * | 2000-05-09 | 2001-07-17 | Chartered Semiconductor Manufacturing Ltd. | High-K MOM capacitor |
US20010055851A1 (en) * | 2000-06-13 | 2001-12-27 | Samsung Electronics Co., Ltd. | Method for forming capacitor of semiconductor memory device using electrolplating method |
US6410955B1 (en) * | 2001-04-19 | 2002-06-25 | Micron Technology, Inc. | Comb-shaped capacitor for use in integrated circuits |
US20030170950A1 (en) * | 2002-03-08 | 2003-09-11 | Alpine Microsystems, Inc. | Thin film capacitor having multi-layer dielectric film including silicon dioxide and tantalum pentoxide |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100244999A1 (en) * | 2006-08-22 | 2010-09-30 | Byung Hoon Ryou | Transmission line |
US8232853B2 (en) | 2006-08-22 | 2012-07-31 | Emw Co., Ltd. | Transmission line with left-hand characteristics including a spiral inductive element |
US20100039193A1 (en) * | 2006-10-30 | 2010-02-18 | Byung Hoon Ryou | Interdigital capacitor, inductor, and transmission line and coupler using them |
US8717125B2 (en) | 2006-10-30 | 2014-05-06 | Emw Co., Ltd. | Transmission line with left-hand characteristics including an interdigital capacitor with partially overlapping fingers |
US20110156209A1 (en) * | 2008-02-12 | 2011-06-30 | Texas Instruments Incorporated | Multiple electrode layer backend stacked capacitor |
US8497565B2 (en) * | 2008-02-12 | 2013-07-30 | Texas Instruments Incorporated | Multiple electrode layer backend stacked capacitor |
US20130224394A1 (en) * | 2010-07-30 | 2013-08-29 | Centre National De La Recherche Scientifique | Method for producing a capacitor including an array of nanocapacitors |
US9165722B2 (en) * | 2010-07-30 | 2015-10-20 | Centre National De La Recherche Scientifique | Method for producing a capacitor including an array of nanocapacitors |
Also Published As
Publication number | Publication date |
---|---|
US7049205B2 (en) | 2006-05-23 |
US20060086962A1 (en) | 2006-04-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060086963A1 (en) | Stacked capacitor and method for preparing the same | |
US7262090B2 (en) | Random access memory (RAM) capacitor in shallow trench isolation with improved electrical isolation to overlying gate electrodes | |
KR101396124B1 (en) | Method of forming a trench and method of manufacturing a semiconductor device using the same | |
US7560353B2 (en) | Methods of fabricating memory devices with memory cell transistors having gate sidewall spacers with different dielectric properties | |
US7727893B2 (en) | Method of forming a dielectric layer pattern and method of manufacturing a non-volatile memory device using the same | |
US20080191288A1 (en) | Semiconductor device and method of manufacturing the same | |
US20040023451A1 (en) | Non-volatile memory device having floating trap type memory cell and method of forming the same | |
KR20100087915A (en) | Semiconductor memory device with cylinder type storage node and method of fabricating the same | |
JPH0730077A (en) | Semiconductor device and manufacturing method thereof | |
US5966600A (en) | DRAM process with a multilayer stack structure | |
US6214688B1 (en) | Methods of forming integrated circuit capacitors having U-shaped electrodes | |
US20070207586A1 (en) | Methods of fabricating ferroelectric capacitors having oxidation barrier conductive layers and lower electrodes disposed in trenches defined by supporting insulating layers | |
KR100695547B1 (en) | Semiconductor device and method of manufacturing the same | |
US8035136B2 (en) | Semiconductor device and method of manufacturing the same | |
US5998259A (en) | Method of fabricating dual cylindrical capacitor | |
US6661055B2 (en) | Transistor in semiconductor devices | |
US8088668B2 (en) | Method for manufacturing capacitor lower electrodes of semiconductor memory | |
CN115148705A (en) | Semiconductor structure and preparation method thereof | |
JP4053226B2 (en) | Semiconductor integrated circuit device and manufacturing method thereof | |
US5913129A (en) | Method of fabricating a capacitor structure for a dynamic random access memory | |
US20070004099A1 (en) | NAND flash memory device and method of manufacturing the same | |
US20020102807A1 (en) | Method for forming storage node electrode of semiconductor device | |
US6146937A (en) | Method of forming a DRAM device utilizing a sacrificial doped oxide layer | |
JPH09232542A (en) | Semiconductor device and manufacture thereof | |
US5976981A (en) | Method for manufacturing a reverse crown capacitor for DRAM memory cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |