Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS20060086977 A1
Tipo de publicaciónSolicitud
Número de solicitudUS 10/973,228
Fecha de publicación27 Abr 2006
Fecha de presentación25 Oct 2004
Fecha de prioridad25 Oct 2004
También publicado comoCN100481514C, CN101032032A, DE112005002397B4, DE112005002397T5, US7550333, US8067818, US8502351, US8749026, US9190518, US9741809, US20060214231, US20110062512, US20120012934, US20130264642, US20140239358, US20160005829, WO2006047116A1
Número de publicación10973228, 973228, US 2006/0086977 A1, US 2006/086977 A1, US 20060086977 A1, US 20060086977A1, US 2006086977 A1, US 2006086977A1, US-A1-20060086977, US-A1-2006086977, US2006/0086977A1, US2006/086977A1, US20060086977 A1, US20060086977A1, US2006086977 A1, US2006086977A1
InventoresUday Shah, Brian Doyle, Justin Brask, Robert Chau, Thomas Letson
Cesionario originalUday Shah, Brian Doyle, Brask Justin K, Chau Robert S, Letson Thomas A
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Nonplanar device with thinned lower body portion and method of fabrication
US 20060086977 A1
Resumen
A nonplanar semiconductor device having a semiconductor body formed on an insulating layer of a substrate. The semiconductor body has a top surface opposite a bottom surface formed on the insulating layer and a pair of laterally opposite sidewalls wherein the distance between the laterally opposite sidewalls at the top surface is greater than at the bottom surface. A gate dielectric layer is formed on the top surface of the semiconductor body and on the sidewalls of the semiconductor body. A gate electrode is formed on the gate dielectric layer on the top surface and sidewalls of the semiconductor body. A pair of source/drain regions are formed in the semiconductor body on opposite sides of the gate electrode.
Imágenes(8)
Previous page
Next page
Reclamaciones(25)
1. A semiconductor device comprising:
a semiconductor body formed on an insulating layer of a substrate, said semiconductor body having a top surface opposite a bottom surface formed on said insulating layer and a pair of laterally opposite sidewalls wherein the distance between said laterally opposite sidewalls at said top surface is greater than at said bottom surface;
a gate dielectric layer formed on said top surface of said semiconductor body and on said sidewalls of said semiconductor body;
a gate electrode formed on said gate dielectric layer on said top surface and sidewalls of said semiconductor body; and
a pair of source/drain region formed in said semiconductor body on opposite sides of said gate electrode.
2. The semiconductor device of claim 1 wherein said distance between said sidewalls at the bottom surface of said semiconductor body is approximately ½ to ⅔ of the distance between the sidewall on top surface of said semiconductor body.
3. The semiconductor device of claim 1 wherein the distance between said sidewalls of said semiconductor body become smaller than at the top surface at approximately the mid portion of said semiconductor body.
4. The semiconductor device of claim 1 wherein the distance between said sidewalls is uniform at the top portion of said semiconductor body and becomes increasingly smaller towards the bottom portion of said semiconductor body.
5. The semiconductor device of claim 1 wherein the distance between said sidewall at the bottom portion of said semiconductor body is made sufficiently small so as to improve the short channel effects of said transistor.
6. The semiconductor device of claim 1 wherein the distance between said laterally opposite sidewalls at said top surface of said semiconductor body is approximately 30-20 nm.
7. The semiconductor device of claim 1 wherein the distance between said laterally opposite sidewalls near at said bottom portion of said semiconductor body is approximately 15-10 nm.
8. A semiconductor device comprising:
a semiconductor body formed on an insulating layer of a substrate, said semiconductor body having a top surface opposite a bottom surface formed on said insulating layer, and a pair of laterally opposite sidewalls wherein said laterally opposite sidewalls have a facet such that the bottom portion of said semiconductor body is thinner than the top portion of said semiconductor body;
a gate dielectric layer formed on said top surface said semiconductor body and on said sidewalls of said semiconductor body;
a gate electrode formed on said gate dielectric layer on said sidewalls of said semiconductor body and on said top surface of said semiconductor body; and
a pair of source/drain regions formed in said semiconductor body on opposite sides of said gate electrode.
9. The semiconductor device of claim 8 wherein said semiconductor body comprises silicon.
10. The semiconductor device of claim 8 wherein the distance between said sidewalls near the bottom surface of said semiconductor body is approximately 50-66% of the distance between said sidewalls at the top of said semiconductor body.
11. A method of forming a device comprising:
forming a semiconductor body on an insulating layer of a substrate, said semiconductor body having a top surface opposite a bottom surface formed on said insulating layer and a pair of laterally opposite sidewalls wherein the distance between said laterally opposite sidewalls is less at the bottom surface of said semiconductor body than at the top surface of said semiconductor body;
forming a gate dielectric layer on said top surface of said semiconductor body and on said sidewalls of said semiconductor body;
forming a gate electrode on said gate dielectric layer on said top surface of said semiconductor body and adjacent to said gate dielectric layer on said sidewalls of said semiconductor body; and
forming a pair of source/drain regions in said semiconductor body on opposite sides of said gate electrode.
12. The method of claim 11 wherein the width at the bottom of said semiconductor body is approximately ½ to ⅔ of the width at the top of said semiconductor body.
13. The method of claim 11 wherein said distance between said sidewalls is uniform at the top portion of said semiconductor body and becomes increasingly smaller near the bottom portion of said semiconductor body.
14. The method of claim 11 wherein the distance between said sidewalls of said semiconductor body at the top surface is between 20-30 nm and wherein the distance between said laterally opposite sidewalls near the bottom is between 10-15 nm.
15. A method of forming a transistor comprising:
providing a substrate having an oxide insulating layer formed thereon and a semiconductor thin film formed on the oxide insulating layer;
etching said semiconductor film to form a semiconductor body having a top surface opposite a bottom surface on said oxide insulating film and a pair laterally opposite sidewalls;
etching said semiconductor body to reduce the distance between laterally opposite sidewalls near the bottom of said semiconductor body relative to the top of said semiconductor body;
forming a gate dielectric layer on the top surface and sidewalls of said semiconductor body;
forming a gate electrode on said gate dielectric layer on the top of said semiconductor body and adjacent to the gate dielectric layer on the sidewalls of said semiconductor body; and
forming a pair of source/drain regions in said semiconductor body on opposite sides of said gate electrode.
16. The method of claim 15 wherein said etching of said semiconductor film stops on said oxide insulating layer.
17. The method of claim 15 wherein said semiconductor body comprises silicon and wherein said etching of said semiconductor film is a dry etching process which utilizes a chemistry comprising HBr/O2.
18. The method of claim 15 wherein the etching of said semiconductor body reduces the distance between the laterally opposite sidewalls near the bottom portion of said semiconductor body without significantly etching the top portion of said semiconductor body.
19. The method of claim 18 wherein said semiconductor body is silicon and is etched by a dry etching process utilizing a chemistry comprising HBr/O2.
20. The method of claim 18 wherein the power utilized during said etching of said semiconductor body to reduce the thickness of the bottom portion utilizes an RF bias between 50-70 watts.
21. The method of claim 18 wherein the etching process utilized to reduce the distance between the sidewalls on the bottom portion of said semiconductor body utilizes a total HBr/O2 gas flow between 150-180 mL/min.
22. The method of claim 15 further comprising after etching said semiconductor body to reduce the distance between laterally opposite sidewalls of said semiconductor body near the bottom portion, exposing said semiconductor body to a wet chemistry comprising NHyOH.
23. The method claim 15 wherein said etching of said semiconductor film to form said body utilizes a first process gas chemistry and a first RF bias and said etching of said semiconductor body to reduce the thickness of said bottom portion utilizes a second process gas and a second RF bias wherein said second RF bias is less than said first RF bias.
24. The method of claim 23 wherein said first process gas is the same as said second process gas.
25. The method of claim 24 wherein said first and second process gas comprises HBr/Ar/O2.
Descripción
    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention relates to the field of semiconductor devices and more particularly to a nonplanar tri-gate transistor having a thinned lower body portion and method of fabrication.
  • [0003]
    2. Discussion of Related Art
  • [0004]
    In order to increase the performance of modern integrated circuits, such as microprocessors, silicon on insulator (SOI) transistors have been proposed. Silicon on insulator (SOI) transistors have an advantage in that they can be operated in a fully depleted manner. Fully depleted transistors have an advantage of ideal subthreshold gradients for optimized ON current/OFF current ratios.
  • [0005]
    An example of a proposed SOI transistor which can be operated in a fully depleted manner is a tri-gate transistor 100, such as illustrated in FIG. 1. Tri-gate transistor 100 includes a silicon body 104 formed on an insulating substrate 102 having a buried oxide layer 103 formed on a monocrystalline silicon substrate 105. A gate dielectric layer 106 is formed on the top and sidewalls of the silicon body 104 as shown in FIG. 1. A gate electrode 108 is formed on the gate dielectric layer and surrounds the body 104 on three sides, essentially providing a transistor 100 having three gate electrodes (G1, G2, G3), one on each of the sidewalls of the silicon body 104 and one on the top surface of the silicon body 104. A source region 110 and a drain region 112 are formed in the silicon body 104 on opposite sides of the gate electrode 108 as shown in FIG. 1.
  • [0006]
    An advantage of the tri-gate transistor 100 is that it exhibits good short channel effects (SCE). One reason tri-gate transistor 100 achieves good short channel effects is that the nonplanarity of the device places the gate electrode 108 in such a way as to surround the active channel region. That is, in the tri-gate device, the gate electrode 108 is in contact with three sides of the channel region. Unfortunately, the fourth side, the bottom part of the channel is isolated from the gate electrode by the buried oxide layer 103 and thus is not under close gate control.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0007]
    FIG. 1 is an illustration of a nonplanar or tri-gate device.
  • [0008]
    FIGS. 2A and 2B illustrate a tri-gate or nonplanar device with a thinned lower body portion in accordance with the present invention.
  • [0009]
    FIG. 3A illustrates a nonplanar device having multiple thinned lower body portions.
  • [0010]
    FIG. 3B is an illustration of a nonplanar device having a thinned lower body portion and including sidewall spacers, source/drain extensions and silicided source/drain regions.
  • [0011]
    FIGS. 4A-4H illustrate a method of forming a nonplanar device with a thinned lower body portion in accordance with an embodiment of the present invention.
  • DETAILED DESCRIPTION OF THE PRESENT INVENTION
  • [0012]
    The present invention is a novel nonplanar device with a thinned lower body portion and a method of fabrication. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. In other instances, well known semiconductor processes and manufacturing techniques have not been described in particular detail in order to not unnecessarily obscure the present invention.
  • [0013]
    Embodiments of the present invention include a nonplanar or tri-gate transistor having a semiconductor body which is wrapped around on three sides by a gate dielectric layer and a gate electrode. In embodiments of the present invention, the bottom portion of the semiconductor body is made thinner than the top portion of the semiconductor body. Making the bottom portion of the semiconductor body thinner than the top portion increases the gate control over the bottom portion of the body resulting in better short channel effects. In an embodiment of the present invention, a semiconductor film is etched into a semiconductor body utilizing a dry etching process which utilizes a first process gas chemistry and a first RF bias. After forming the semiconductor body, the lower portion of the body is thinned utilizing the same etch chemistry and equipment but utilizing a lower RF bias in order to inwardly taper or facet the lower body portion.
  • [0014]
    FIGS. 2A and 2B illustrate a nonplanar or tri-gate device 200 having a semiconductor body with a thinned lower body portion. FIG. 2A is an overhead/side view of transistor 200 while FIG. 2B is an illustration of a cross-sectional view taken through the gate electrode. Transistor 200 is formed on a substrate 202 and includes a semiconductor body or fin 204. A gate dielectric layer 206 is formed on the top surface 234 and sidewalls 230 and 232 of a semiconductor body 204. A gate electrode 208 is formed on the gate dielectric layer 206 and surrounds the semiconductor body or fin on three sides. A source regions 210 and a drain region 212 are formed in the semiconductor body on opposite sides of the gate electrode 208 as shown in FIG. 2A.
  • [0015]
    As is readily apparent from FIGS. 2A and 2B, the semiconductor body 204 has a bottom portion 222 which is thinner than the top portion 224. That is, the distance between the sidewalls 230 and 232 is greater at the top surface 234 than at the bottom surface 236. In an embodiment of the present invention, sidewalls 230 and 232 of the top portion 224 are substantially vertical and are spaced a uniform distance apart while the sidewalls 230 and 232 of the bottom portion 222, are faceted or inwardly tapered to reduce the distance between the sidewalls 230 and 232 in the bottom portion. In an embodiment of the present invention, the distance between the sidewalls 230 and 232 near the bottom surface is between ½ to ⅔ the distance between the sidewalls 230 and 232 near the top surface 234. In an embodiment of the present invention, the sidewalls 230 and 232 begin to taper inwardly at approximately the midpoint of the height 238 of the semiconductor body 204 (i.e., sidewalls start tapering inwardly at the midpoint between the top surface 234 and bottom surface 236). In an embodiment of the present invention, the distance between the sidewalls 230 and 232 at the top surface 234 is between 20-30 nanometers while the distance between the sidewalls 230 and 232 near the bottom surface 236 is between 10-15 nanometers. In an embodiment of the present invention, the bottom portion 222 of the semiconductor body 204 is made sufficiently thin so that the gate control of the bottom portion is made similar to the gate control of the top portion. In an embodiment of the present invention, the bottom portion 222 of the semiconductor body 204 is made sufficiently thin relative to the top portion to improve the short channel effects of transistor 200.
  • [0016]
    Additionally, as illustrated in FIGS. 5A-5D, other semiconductor body profiles or shapes may be utilized to improve the short channel effects (SCE) of the tri-gate or nonplanar transistor 200. For example, as illustrated in FIG. 5A, the semiconductor body 204 can have a pair of sidewalls 230 and 232 which continually taper inward from the top surface 234 to the bottom surface 236. Additionally, in an embodiment of the present invention, as illustrated in FIG. 5B the semiconductor body 204 can have sidewalls 230 and 232 which continually taper inward from the top surface to the bottom surface and reach the bottom surface 236 at a point or substantially at point 502. In yet another embodiment of the present invention as illustrated in FIG. 5C, the semiconductor body 204 can have a pair of sidewalls 230 and 232 which include an upper vertical portion 510 separated by uniform distance, a middle inwardly tapered portion 512 and a lower portion 514 of vertical sidewalls separated by a second distance which is less than the distance separating the top portion sidewalls 510. In yet another embodiment of the present invention, the semiconductor body can have an upper portion 224 where the sidewalls 230 and 232 are faceted or tapered inwardly and a bottom portion 222 where the sidewalls 230 and 232 are vertical or substantially vertical. In each of the example illustrated in FIGS. 5A-5D, the distance between the sidewalls 230 and 232 of semiconductor body 204 on the top surface is greater than the distance between the semiconductor body on the bottom surface. In this way, the gate electrode 208 can have better control of the semiconductor body at the bottom surface and thereby improve the short channel effects of the device.
  • [0017]
    In an embodiment of the present invention, the tri-gate transistor 200 is formed on an insulating substrate 202 which includes a lower monocrystalline silicon substrate 250 upon which is formed an insulating layer 252, such as a silicon dioxide film. In an embodiment of the present invention, insulating layer 252 is a buried oxide layer of an SOI substrate. The tri-gate transistor 200, however, can be formed on any well known insulating substrate, such as substrates formed from silicon dioxide, nitrides, oxides, and sapphires.
  • [0018]
    Semiconductor body 204 is formed on insulating layer 252 of insulating substrate 202. Semiconductor body 204 can be formed on any well known material, such as but not limited to silicon (Si), germanium (Ge), silicon germanium (SixGey), gallium arsenide (GaAs), InSb, GaP and GaSb. Semiconductor body 204 can be formed of any well known material which can be reversely altered from an insulating state to a conductive state by applying external electrical controls. Semiconductor body 204 is ideally a single crystalline film when best electrical performance of transistor 200 is desired. For example, semiconductor body 204 is a single crystalline film when transistor 200 is used in higher performance applications, such as high density circuit, such as a microprocessor. Semiconductor body 204, however, can be a polycrystalline film when transistor 200 is used in applications requiring less stringent performance, such as liquid crystal displays. Insulator 252 isolate semiconductor body 204 from the monocrystalline silicon substrate 250. In an embodiment of the present invention, semiconductor body 204 is a single crystalline silicon film.
  • [0019]
    Gate dielectric layer 206 is formed on and around three sides of semiconductor body 204 as shown in FIGS. 2A and 2B. Gate dielectric layer 206 is formed on or adjacent to sidewall 230, on the top surface 234 of body 204 and on or adjacent to sidewall 232 of body 204 as shown in FIGS. 2A and 2B. Gate dielectric layer 206 can be any well known gate dielectric layer. In an embodiment of the present invention, the gate dielectric layer is a silicon dioxide (SiO2), silicon oxynitride (SiOxNy) or a silicon nitride (Si3N4) dielectric layer. In an embodiment of the present invention, the gate dielectric layer 206 is a silicon oxynitride film formed to a thickness between 5-20 Å. In an embodiment of the present invention, gate dielectric layer 206 is a high k gate dielectric layer, such as a metal oxide dielectric, such as but not limited to tantalum pentaoxide (TaO5), titanium oxide (TiO2) and hafnium oxide (HfO). Gate dielectric layer 206 can be other types of high k dielectric layers, such as but not limited to PZT and BST.
  • [0020]
    Gate electrode 208 is formed on and around gate dielectric layer 206 as shown in FIGS. 2A and 2B. Gate electrode 208 is formed on or adjacent to gate dielectric layer 206 formed on sidewall 230 of semiconductor body 204 is formed on gate dielectric layer 206 formed on the top surface 234 of semiconductor body 204 and is formed adjacent to or on gate dielectric layer 206 formed on sidewall 232 of semiconductor body 204. Gate electrode 208 has a pair of laterally opposite sidewalls 260 and 262 separated by a distance which defines the gate length (Lg) 264 of transistor 200. In an embodiment of the present invention, laterally opposite sidewalls 260 and 262 of gate electrode 208 run in a direction perpendicular to sidewalls 230 and 232 of semiconductor body 204.
  • [0021]
    Gate electrode 208 can be formed of any suitable gate electrode material. In an embodiment of the present invention, gate electrode 208 comprises a polycrystalline silicon film doped to a concentration density between 1×109 atoms/cm3 to 1×1020 atoms/cm3. In an embodiment of the present invention, the gate electrode can be a metal gate electrode, such as but not limited to tungsten, tantalum, titanium and their nitrides. In an embodiment of the present invention, the gate electrode is formed from a material having a midgap workfunction between 4.5 to 4.8 eV. It is to be appreciated that gate electrode 208 need not necessarily be a single material and can be a composite stack of thin films, such as but not limited to polycrystalline silicon/metal electrode or metal/polycrystalline silicon electrode.
  • [0022]
    Transistor 200 has a source region 210 and a drain region 212. Source region 210 and drain region 212 are formed in semiconductor 204 on opposite sides of gate electrode 208 as shown in FIG. 2A. Source region 210 and drain region 212 are formed to an n type conductivity type when forming a NMOS transistor and are formed to a p type conductivity when forming a PMOS device. In an embodiment of the present invention, source region 210 and drain region 212 have a doping concentration between 1×109 atoms/cm3 to 1×1021 atoms/cm3. Source region 210 and drain region 212 can be formed of the uniform concentration or can include subregions of different concentrations or dopant profiles, such as tip regions (e.g., source/drain extensions) and contact regions. In an embodiment of the present invention, when transistor 200 is a symmetrical transistor, source region 210 and drain region 212 have the same doping concentration and profile. In an embodiment of the present invention, when transistor 200 is formed as an asymmetrical transistor, then the doping concentration profile of the source region 210 and drain region 212 may vary in order to any particular electrical characteristics as well known in the art. Source region 210 and drain region 212 can be collectively referred to as a pair of source/drain regions.
  • [0023]
    The portion of semiconductor body 204 located between source region 210 and drain region 212, defines the channel region 270 of transistor 200. The channel region 270 can also be defined as the area of the semiconductor body 204 surrounded by the gate electrode 208. At times however, the source/drain region may extend slightly beneath the gate electrode through, for example, diffusion to define a channel region slightly smaller than the gate electrode length (Lg). In an embodiment of the present invention channel region 270 is intrinsic or undoped monocrystalline silicon. In an embodiment of the present invention, channel region 270 is doped monocrystalline silicon. When channel region 270 is doped it is typically doped to a conductivity level of between 1×106 to 1×109 atoms/cm3. In an embodiment of the present invention, when the channel region is doped it is typically doped to the opposite conductivity type of the source region 210 and the drain region 212. For example, when the source and drain regions are n type conductivity the channel region would be doped to p type conductivity. Similarly, when the source and drain regions are p type conductivity the channel region would be n type conductivity. In this manner a tri-gate transistor 200 can be formed into either a NMOS transistor or a PMOS transistor respectively. Channel region 270 can be uniformly doped or can be doped non-uniformly or with differing concentrations to provide particular electrical and performance characteristics. For example, channel regions 270 can include well-known “halo” regions, if desired.
  • [0024]
    By providing a gate dielectric and a gate electrode which surrounds the semiconductor body on three sides, the tri-gate transistor is characterized in having three channels and three gates, one gate and channel (G1) which extends between the source and drain regions on side 230 of silicon body 204, a second gate and channel (G2) which extends between the source and drain regions on the top surface of silicon body 204, and a third gate and channel (G3) which extends between the source and drain regions on the sidewall of silicon body 204. The gate “width” (Gw) of transistor 200 is the sum of the widths of the three channel regions. That is, the gate width of transistor 200 is equal to the length of sidewall 230 of silicon body 204, plus the length of top surface 234 of silicon body of 204, plus the length of sidewall 232 of silicon body 204. Larger “width” transistors can be obtained by using multiple devices coupled together (e.g., multiple silicon bodies 204 surrounded by a single gate electrode 208) as illustrated in FIG. 3A.
  • [0025]
    Because the channel region 270 is surrounded on three sides by gate electrode 208 and gate dielectric 206, transistor 200 can be operated in a fully depleted manner wherein when transistor 200 is turned “on” the channel region 270 fully depletes thereby providing the advantageous electrical characteristics and performance of a fully depleted transistor. That is, when transistor 200 is turned “ON” a depletion region is formed in channel region 270 along with an inversion layer at the surfaces of region 270 (i.e., an inversion layer is formed on the side surfaces and top surface of the semiconductor body). The inversion layer has the same conductivity type as the source and drain regions and forms a conductive channel between the source and drain regions to allow current to flow therebetween. The depletion region depletes free carriers from beneath the inversion layer. The depletion region extends to the bottom of channel region 270, thus the transistor can be said to be a “fully depleted” transistor. In embodiments of the present invention, the lower portion 222 of the semiconductor body 204 has been thinned relative to the upper portion so that the gate electrode can better control the lower portion of the semiconductor body. By thinning the lower portion, the two sidewall gates G1 and G3 can more easily deplete free carriers from beneath the inversion layer formed on the sidewalls of the lower portion of the semiconductor body 204. By thinning the lower portion 222 of semiconductor body 204, the two gates G1 and G3 from the sidewall can control the channel region in a manner similar to the way the three gates G1, G2 and G3 control the channel in the upper portion 224 of the semiconductor body 204. Thinning the bottom part of the body or fin not only decreases the thickness of a semiconductor between the two gates, but also decreases the width of that part of the body which is in contact with the buried oxide. These effects combined decrease the short channel effects in the tri-gate device having a thinned lower body portion.
  • [0026]
    Transistor 200 of the present invention, can be said to be an nonplanar transistor because the inversion layer of channel 270 is formed in both the horizontal and vertical directions in semiconductor body 204. The semiconductor device of the present invention, can also be considered to be a nonplanar device because the electric field from gate electrode 208 is applied from both horizontal (G2) and vertical sides (G1 and G3).
  • [0027]
    As stated above the gate width of transistor 200 is equal to the sum of the three gate widths created from semiconductor body 204 of transistor 200. In order to fabricate transistors with larger gate widths, transistor 200 can include additional or multiple semiconductor bodies or fins 204 as illustrated in FIG. 3A. Each semiconductor body or fin 204 has a gate dielectric layer 206 formed on its top surface and sidewalls as shown in FIG. 3A. Gate electrode 208 is formed on and adjacent to each gate dielectric layer 206 on each semiconductor body 204. Each semiconductor body 204 includes a source region 210 and drain region 212 formed in the semiconductor body 204 on opposite sides of gate electrode 208 as shown in FIG. 3A. In an embodiment of the present invention, each semiconductor body 208 is formed with same width and height (thickness) as other semiconductor bodies 204. In an embodiment of the present invention, each source region 210 and drain region 212 of the semiconductor bodies 204 are electrically coupled together by semiconductor material used to form semiconductor body 204 to form a source landing pad 310 and a drain landing pad 312 as shown in FIG. 3A. Alternatively, the source regions 210 and drain regions 212 can be coupled together by higher levels of metallization (e.g., metal 1, metal 2, metal 3) used to electrically interconnect various transistors 200 together in the functional circuits. The gate width of transistor 200 as shown in FIG. 3A would be equal to the sum of the gate width created by each of the semiconductor bodies 204. In this way, a nonplanar or tri-gate transistor 200 can be formed with any gate width desired. In an embodiment of the present invention, each of the semiconductor bodies 204 include a bottom portion 222 which is thinner than the top portion 224 as described above.
  • [0028]
    In an embodiment of the present invention, the source 210 and drain 212 can include a silicon or other semiconductor film 350 formed on and around semiconductor body 204 as shown in FIG. 3B. For example, semiconductor film 350 can be a silicon film or silicon alloy, such as silicon germanium (SixGey). In an embodiment of the present invention, the semiconductor film 350 is a single crystalline silicon film formed of the same conductivity type as a source region 210 and drain region 212. In an embodiment of the present invention, the semiconductor film can be a silicon alloy, such as silicon germanium where silicon comprises approximately 1-99 atomic percent of the alloy. The semiconductor film 350 need not necessarily be a single crystalline semiconductor film and in embodiment can be a polycrystalline film. In an embodiment of the present invention, semiconductor film 350 is formed on the source region 210 and the drain region 212 of semiconductor body 204 to form “raised” source and drain regions. Semiconductor film 350 can be electrically isolated from a gate electrode 208 by a pair of dielectric sidewalls spacers 360, such as silicon nitride or silicon oxide or composites thereof. Sidewall spacers 360 run along laterally opposite sidewalls 260 and 262 of gate electrode 208 as shown in FIG. 3B thereby isolating the semiconductor film 350 from the gate electrode 208. In an embodiment of the present invention, sidewall spacer 360 have a thickness of between 20-200 Å. By adding a silicon or semiconductor film of the source and drain regions 210 and 212 of the semiconductor body and forming “raised” source and drain regions, the thickness of the source and drain regions is increased thereby reducing the source/drain contact resistance to transistor 200 improving its electrical characteristics and performance.
  • [0029]
    In an embodiment of the present invention, a silicide film 370, such as but not limited to titanium silicide, nickel silicide, cobalt silicide is formed on the source region 210 and drain region 212. In an embodiment of the present invention, silicide 370 is formed on silicon film 350 on semiconductor body 204 as shown in FIG. 3B. Silicide film 370, however, can be formed directly onto silicon body 204, if desired. Dielectric spacers 360 enables silicide 370 to be formed on semiconductor body 204 or silicon film 250 in a self-aligned process (i.e., a salicide process).
  • [0030]
    In an embodiment of the present invention, if desired, the silicon film 350 and/or the silicide film 370 can also be formed on the top of gate electrode 208 when gate electrode 208 is a silicon or silicon germanium film. The formation of silicon film 350 and silicide film 370 on the gate electrode 208 reduces the contact resistance of the gate electrode thereby improving the electrical performance of transistor 200.
  • [0031]
    FIGS. 4A-4H illustrate a method of forming a nonplanar transistor having a thinned lower body portion. The fabrication of the transistor begins with substrate 402. A silicon or semiconductor film 408 is formed on substrate 402 as shown in FIG. 4A. In an embodiment of the present invention, the substrate 402 is an insulating substrate, such as shown in FIG. 4A. In an embodiment of the present invention, insulating substrate 402 includes a lower monocrystalline silicon substrate 404 and a top insulating layer 406, such as a silicon dioxide film or silicon nitride film. Insulating layer 406 isolates semiconductor film 408 from substrate 404, and in embodiment is formed to a thickness between 200-2000 Å. Insulating layer 406 is sometimes referred to as a “buried oxide” layer. When a silicon or semiconductor film 408 is formed on an insulating substrate 402, a silicon or semiconductor on insulating (SOI) substrate is created.
  • [0032]
    Although semiconductor film 408 is ideally a silicon film, in other embodiments it can be other types of semiconductor films, such as but not limited to germanium (Ge), a silicon germanium alloy (SixGey), gallium arsenide (GaAs), InSb, GaP and GaSb. In an embodiment of the present invention, semiconductor film 408 is an intrinsic (i.e., undoped) silicon film. In other embodiments, semiconductor film 408 is doped to a p type or n type conductivity with a concentration level between 1×1016-1×1019 atoms/cm3. Semiconductor film 408 can be insitu doped (i.e., doped while it is deposited) or doped after it is formed on substrate 402 by for example ion-implantation. Doping after formation enables both PMOS and NMOS tri-gate devices to be fabricated easily on the same insulating substrate. The doping level of the semiconductor body at this point can be used to set the doping level of the channel region of the device.
  • [0033]
    Semiconductor film 408 is formed to a thickness which is approximately equal to the height desired for the subsequently formed semiconductor body or bodies of the fabricated tri-gate transistor. In an embodiment of the present invention, semiconductor film 408 has a thickness or height 409 of less than 30 nanometers and ideally less than 20 nanometers. In an embodiment of the present invention, semiconductor film 408 is formed to the thickness approximately equal to the gate “length” desired of the fabricated tri-gate transistor. In an embodiment of the present invention, semiconductor film 408 is formed thicker than desired gate length of the device. In an embodiment of the present invention, semiconductor film 480 is formed to a thickness which will enable the fabricated tri-gate transistor to be operated in a fully depleted manner for its designed gate length (Lg).
  • [0034]
    Semiconductor film 408 can be formed on insulating substrate 402 in any well-known method. In one method of forming a silicon on insulator substrate, known as the SIMOX technique, oxygen atoms are implanted at a high dose into a single crystalline silicon substrate and then anneal to form the buried oxide 406 within the substrate. The portion of the single crystalline silicon substrate above the buried oxide becomes the silicon film 408. Another technique currently used to form SOI substrates is an epitaxial silicon film transfer technique which is generally referred to as bonded SOI. In this technique a first silicon wafer has a thin oxide grown on its surface that will later serve as the buried oxide 406 in the SOI structure. Next, a high dose hydrogen implant is made into the first silicon wafer to form a high stress region below the silicon surface of the first wafer. This first wafer is then flipped over and bonded to the surface of a second silicon wafer. The first wafer is then cleaved along the high stress plain created by the hydrogen implant. This results in a SOI structure with a thin silicon layer on top, the buried oxide underneath all on top of the single crystalline silicon substrate. Well-known smoothing techniques, such as HCl smoothing or chemical mechanical polishing (CMP) can be used to smooth the top surface of semiconductor film 408 to its desired thickness.
  • [0035]
    At this time, if desired, isolation regions (not shown) can be formed into SOI substrate in order to isolate the various transistors to be formed therein from one another. Isolation regions can be formed by etching away portions of the substrate film 408 surrounding a tri-gate transistor, by for example well-known photolithographic and etching techniques, and then back filling the etched regions with an insulating film, such as SiO2.
  • [0036]
    In an embodiment of the present invention, a hard mask material 410 formed on semiconductor film 408 as shown in FIG. 4A. Hard mask material 410 is a material which can provide a hard mask for the etching of the semiconductor film 408. A hard mask material is a material which can retain its profile during etching of the semiconductor film 408. A hard mask material 410 is a material which will not etch or only slightly etch during the etching of semiconductor film 408. In an embodiment of the present invention, the hard mask material is formed of a material such that the etchant used to etch the semiconductor film 408 will etch thin film 408 at least five times faster than the hard mask material and ideally at least ten times faster. In an embodiment of the present invention, when semiconductor film 408 is a silicon film, the hard mask material 410 can be a silicon nitride or silicon oxynitride film. Hard mask material 410 is formed to a thickness sufficient to retain its profile during the entire etch of semiconductor film 408 but not too thick to cause difficulty in its patterning. In an embodiment of the present invention, the hard mask material 410 is formed to a thickness between 3 nanometers to 20 nanometers and ideally to a thickness less than 10 nanometers.
  • [0037]
    Next, as also shown in FIG. 4A, a photoresist mask 412 is formed on hard mask layer 410. Photoresist mask 412 contains a feature pattern to be transferred into the semiconductor film 408. The photoresist mask 412 can be formed by any well known techniques, such as by blanket depositing a photoresist material by masking, exposing and developing the photoresist film into a photoresist mask 412 having a desired pattern for the semiconductor film 408 to be patterned. Photoresist mask 412 is typically formed of an organic compound. Photoresist mask 412 is formed to a thickness sufficient to retain its profile while patterning the hard mask film 410 but yet is not formed to thick to prevent lithographic patterning into the smallest dimensions (i.e., critical dimensions) possible with photolithography system and process used.
  • [0038]
    Next, as shown in FIG. 4B, the hard mask material 410 is etched in alignment with photoresist mask 412 to form a hard mask 414 as shown in FIG. 4B. Photoresist mask 412 prevents the underlying portion of hard mask material 410 from becoming etched. In an embodiment of the present invention, the hard mask is etched with an etchant which can etch the hard mask material but does not etch the underlying semiconductor film 208. The hard mask material is etched with an etchant that has almost perfect selectivity to the underlying semiconductor film 208. That is, in an embodiment of the present invention, the hard mask etchant etches the hard mask material at least one hundred times faster than the underlying semiconductor film 208 (i.e., an etchant has a hard mask to semiconductor film selectivity of at least 50:1). When the hard mask material 414 is a silicon nitride or silicon oxynitride film, hard mask material 410 can be etched into a hard mask 414 utilizing a dry etch process, such as a reactive ion etching/ecr plasma etching. In an embodiment of the present invention, a silicon nitride or silicon oxynitride hard mask is reactive ion etched utilizing chemistry comprising CHF3 and O2 and Ar/CH2F2 and C4F8 and Ar and O2.
  • [0039]
    Next, as shown in FIG. 4C, after hard mask film 410 has been patterned into a hard mask 414, photoresist mask 412 can be removed by well known techniques. For example, photoresist mask 412 can be removed utilizing a “piranha” clean solution which includes sulfuric acid and hydrogen peroxide. Additionally, residue from photoresist mask 412 can be removed with an O2 ashing.
  • [0040]
    Although not required, it is desirable to remove photoresist mask 412 prior to etching semiconductor film 408 so that a polymer film from the photoresist does not form on the sidewalls of the patterned semiconductor film 408. It is desirable to first remove the photoresist mask 412 prior to etching of the semiconductor film 408 because dry etching processes can erode the photoresist mask and cause a polymer film to develop on the sidewalls of the semiconductor body which can be hard to remove and which can detrimentally device performance. By first removing the photoresist film 412 prior to patterning the semiconductor thin film 408, the semiconductor thin film 408 can be patterned and pristine sidewalls maintained.
  • [0041]
    Next, as shown in FIG. 4D, semiconductor film 408 is etched in alignment with hard mask 414 to form a semiconductor body 416 having a pair of laterally opposite sidewalls 418 and 420. Hard mask 414 prevents the underlying portion of semiconductor film 208 from becoming etched during the etching process. The etch is continued until the underlying insulating substrate is reached. In an embodiment of the present invention, the etch “end points” on the buried oxide layer 406. Semiconductor film 208 etched with an etchant which etches semiconductor 208 without significantly etching hard mask 414. In an embodiment of the present invention, semiconductor film 408 is anisotropically etched so that semiconductor body 416 has nearly vertical sidewalls 418 and 420 formed in alignment with the sidewalls of hard mask 414 thereby providing an almost perfect fidelity with hard mask 414. When hard mask 414 is a silicon nitride or silicon oxynitride hard mask and semiconductor film 408 is a silicon film, silicon film 408 can be etched utilizing a dry etch process comprising HBr/Ar/O2.
  • [0042]
    In an embodiment of the present invention, semiconductor body 408 is etched utilizing an electron cyclotron residence (ECR) plasma etcher. In an embodiment of the present invention, an ECR plasma etcher using a chemistry comprising HBr/O2 with a pressure between 0.2 to 0.8 pascal and the RF power of approximately 120 watts is used to etch a silicon thin film 408 into a silicon body 416. Such an etch process produces a substantially anisotropic etch to provide substantially vertical sidewalls 418 and 420 as shown in FIG. 4D. Additionally, such an etch has a high selectivity (approximately 20:1) to the buried oxide layer 406 so that the buried oxide layer etches very little and can be used as an etch stop and for end point detection. The ability to end point detect is important to insure that all of the semiconductor film clears from the buried oxide layer because the thickness 409 of the thin film across the wafer may vary and the etch rate of different width semiconductor bodies may also vary. In an embodiment of the present invention, an RF bias of between 100-120 watts is used. The RF bias controls the electron energy in the etch which in turn controls the anisotropic profile of the etch.
  • [0043]
    Next, as shown in FIG. 4F, the semiconductor body 416 is etched so as the reduce the distance between the sidewalls 418 and 420 in the lower portion of the semiconductor body 416. The etching of a semiconductor body to thin the lower portion of the semiconductor body can be referred to as the “profile” etch. In an embodiment of the present invention, the profile etch is utilized to inwardly taper or form facets 422 and 424 on the sidewalls 418 and 420 as illustrated in FIG. 4E. It is to be appreciated that in other embodiments of the present invention, the profile etch can thin the lower body portion as illustrated in FIGS. 5A-5D. In an embodiment of the present invention, a plasma etch process which produces an isotropic etch is utilized to reduce the distance between the sidewalls in lower portion of the semiconductor body as compared to the upper portion of the semiconductor body. In an embodiment of the present invention, the same plasma etch equipment and etch chemistry is used during the profile etch as is used during the patterning of the semiconductor film 408 except that the RF bias is decreased so that the vertical directionality of the ions is reduced. In an embodiment of the present invention, when semiconductor body 416 is a silicon body, the profile etch can be accomplished utilizing an ECR plasma etcher with a chemistry comprising HBr/O2 and a pressure between 0.2 to 0.8 pascal with an RF bias between 50-70 watts.
  • [0044]
    Next, as also shown in FIG. 4F, the hard mask 414 is removed from semiconductor body 416 having a thinned lower body portion. In an embodiment of the present invention, when hard mask 414 is a silicon nitride or silicon oxynitride film, a wet chemistry comprising phosphoric acid and Di water can be used to remove the hard mask. In an embodiment of the present invention, the hard mask etch comprises between 80-90% phosphoric acid (by volume) and Di water heated to a temperature between 150-170° C. and ideally to 160° C. is used. Such an etchant will have an almost perfect selectivity between the silicon nitride hard mask 214 and buried oxide layer 406.
  • [0045]
    Next, if desired, after removing hard mask 414 as illustrated in FIG. 4F, semiconductor body 416 can be exposed to a wet etchant to clean the body 416. In an embodiment of the present invention, a silicon body 416 is exposed to a wet etchant comprising ammonia hydroxide (NH4OH) to remove any line edge roughness or pitting which may have developed during the patterning of the silicon body 416. In an embodiment of the present invention, a silicon body 416 is exposed for a period of time of between 30 seconds to 2 minutes to an etchant comprising between 0.1-1% of ammonia hydroxide by volume at a temperature between 20-30 degrees Celsius in order to provide a semiconductor body 416 with pristine sidewalls 418 and 420.
  • [0046]
    Next, as illustrated in FIG. 4G, a gate dielectric layer 430 is formed on sidewalls 418 and 420 and the top surface of semiconductor body 416. The gate dielectric layer can be a deposited dielectric or a grown dielectric. In an embodiment of the present invention, the gate dielectric layer 426 is a silicon oxynitride dielectric film grown by a dry/wet oxidation process. In an embodiment of the present invention, the silicon oxide film is grown to a thickness between 5-15 Å. In an embodiment of the present invention, the gate dielectric layer 430 is a deposited dielectric, such as but not limited to a high dielectric constant film, such as a metal oxide dielectric, such as tantalum pentaoxide (Ta2O5), titanium oxide (TiO2), hafnium oxide, zirconium oxide, and aluminum oxide. Additionally, in an embodiment of the present invention, gate dielectric layer 430 can be other high k dielectric films, such as but limited to PZT and BST. Any well known technique can be utilized to deposit a high k dielectric, such as but not limited to chemical vapor deposition, atomic layer deposition and sputtering.
  • [0047]
    Next, gate electrode 432 is formed on the gate dielectric layer 430 formed on the top surface of semiconductor body 416 and is formed on or adjacent to the gate dielectric layer 430 formed on or adjacent to sidewalls 418 and 420 as shown in FIG. 4G. The gate electrode 432 has a top surface opposite a bottom surface formed on insulating layer 406 and has a pair of laterally opposite sidewalls 434 and 436 which define the gate length of the device. Gate electrode 432 can be formed by blanket depositing a suitable gate electrode material over the substrate and then patterning the gate electrode material with well known photolithograph and etching techniques to form a gate electrode 432 from the gate electrode material. In an embodiment of the present invention, the gate electrode material comprises polycrystalline silicon. In another embodiment of the present invention, the gate electrode material comprises a polycrystalline silicon germanium alloy. In yet other embodiments of the present invention, the gate electrode material can comprise a metal film, such as but not limited to tungsten, tantalum and their nitrides. In an embodiment of the present invention, the photolithography process used to find the gate electrode 432 utilizes the minimum or smallest dimension lithography process used to fabricate the nonplanar transistor (that is, in an embodiment of the present invention, the gate length (Lg) of the gate electrode 432 has a minimum feature dimension of the transistor defined by photolithography). In an embodiment of the present invention, the gate length is less than or equal to 30 nanometers and ideally less than 20 nanometers. It is to be appreciated that although the gate dielectric layer and gate electrode, as illustrated in FIGS. 4G and 4H, are formed with a “subtractive” process whereby undesired portions are etched away, the gate electrode can be formed with a replacement gate process whereby a sacrificial gate electrode is first formed, an interlayer dielectric formed adjacent thereto, the sacrificial gate electrode then removed to form an opening in which the gate electrode is then formed as is well known in the art.
  • [0048]
    Next, as shown in FIG. 4H, a source region 440 and a drain region 442 are then formed in the semiconductor body 416 on opposite sides of gate electrode 432. For a PMOS transistor, the semiconductor body are doped to a p type conductivity with a concentration between 1×1021 to 1×1021 atoms/cm3. For an NMOS nonplanar transistor, the semiconductor body 416 is doped with n type conductivity to a concentration between 1×1020 to 1×1021 atmos/cm3 to form the source/drain regions. In an embodiment of the present invention, the source/drain regions can be formed by ion implantation. In an embodiment of the present invention, the ion implantation occurs in a vertical direction (i.e., a direction perpendicular to the substrate) as shown in FIG. 4H. The gate electrode 432 is a polysilicon gate electrode and can be doped during the ion implantation process. The gate electrode 432 acts as a mask to prevent the ion implantation step from doping the channel region of the nonplanar transistor. Again, the channel region is a portion of the semiconductor body 416 located beneath or surrounded by the gate electrode 432. If the gate electrode 432 is a metal electrode a dielectric hard mask can be used to block the doping during ion implantation process. In other embodiments or other methods, such as solid source diffusion may be used to dope the semiconductor body to form the source and drain regions. In embodiments of the present invention, the source/drain regions may also include subregions, such as source/drain extensions and source/drain contact regions. In such a case, the semiconductor body 416 would be doped on either side of the gate electrode 432 to form the source/drain extensions and then a pair of sidewall spacers such as illustrated in FIG. 3B would be formed along the sidewalls of the gate electrode and a second doping step utilized to form heavily doped source/drain contact region as is well known in the art. Additionally, if desired at this time, additional silicon and/or silicide can be formed onto the semiconductor bodies 416 to form raised source/drain regions and reduce the contact resistance of the device. This completes the fabrication of a nonplanar device having a semiconductor body with a thinned lower portion to improve device performance.
Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US4818715 *9 Jul 19874 Abr 1989Industrial Technology Research InstituteMethod of fabricating a LDDFET with self-aligned silicide
US4905063 *21 Jun 198827 Feb 1990American Telephone And Telegraph Company, At&T Bell LaboratoriesFloating gate memories
US4906589 *6 Feb 19896 Mar 1990Industrial Technology Research InstituteInverse-T LDDFET with self-aligned silicide
US4907048 *23 Nov 19876 Mar 1990Xerox CorporationDouble implanted LDD transistor self-aligned with gate
US4994873 *26 Dic 198919 Feb 1991Motorola, Inc.Local interconnect for stacked polysilicon device
US4996574 *30 Jun 198926 Feb 1991Fujitsu LimitedMIS transistor structure for increasing conductance between source and drain regions
US5124777 *3 Ene 199123 Jun 1992Samsung Electronics Co., Ltd.Dielectric medium for capacitor of semiconductor device
US5179037 *24 Dic 199112 Ene 1993Texas Instruments IncorporatedIntegration of lateral and vertical quantum well transistors in the same epitaxial stack
US5216271 *27 Sep 19911 Jun 1993Kabushiki Kaisha ToshibaBiCMOS device with low bandgap CMOS contact regions and low bandgap bipolar base region
US5391506 *27 Ene 199321 Feb 1995Kawasaki Steel CorporationManufacturing method for semiconductor devices with source/drain formed in substrate projection.
US5521859 *17 Ene 199528 May 1996Fujitsu LimitedSemiconductor memory device having thin film transistor and method of producing the same
US5716879 *13 Ene 199710 Feb 1998Goldstar Electron Company, Ltd.Method of making a thin film transistor
US5739544 *12 Dic 199514 Abr 1998Matsushita Electric Industrial Co., Ltd.Quantization functional device utilizing a resonance tunneling effect and method for producing the same
US5760442 *29 Sep 19952 Jun 1998Kabushiki Kaisha ToshibaSemiconductor device of a silicon on insulator metal-insulator type with a concave feature
US5770513 *2 May 199523 Jun 1998Mitsubishi Denki Kabushiki KaishaMethod for producing semiconductor device with heat dissipation structure
US5773331 *17 Dic 199630 Jun 1998International Business Machines CorporationMethod for making single and double gate field effect transistors with sidewall source-drain contacts
US5880015 *14 Oct 19949 Mar 1999Sgs-Thomson Microelectronics, Inc.Method of producing stepped wall interconnects and gates
US5888309 *29 Dic 199730 Mar 1999Taiwan Semiconductor Manufacturing Company, Ltd.Lateral etch inhibited multiple for forming a via through a microelectronics layer susceptible to etching within a fluorine containing plasma followed by an oxygen containing plasma
US5889304 *27 Jun 199730 Mar 1999Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device
US5905285 *26 Feb 199818 May 1999Advanced Micro Devices, Inc.Ultra short trench transistors and process for making same
US5908313 *31 Dic 19961 Jun 1999Intel CorporationMethod of forming a transistor
US6013926 *18 Abr 199711 Ene 2000Mitsubishi Denki Kabushiki KaishaSemiconductor device with refractory metal element
US6051452 *6 Ene 199818 Abr 2000Kabushiki Kaisha ToshibaMethod for manufacturing a semiconductor device with ion implantation
US6054355 *29 Jun 199825 Abr 2000Kabushiki Kaisha ToshibaMethod of manufacturing a semiconductor device which includes forming a dummy gate
US6218309 *30 Sep 199917 Abr 2001Lam Research CorporationMethod of achieving top rounding and uniform etch depths while etching shallow trench isolation features
US6251763 *29 Jun 199826 Jun 2001Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing same
US6252284 *9 Dic 199926 Jun 2001International Business Machines CorporationPlanarized silicon fin device
US6359311 *17 Ene 200119 Mar 2002Taiwan Semiconductor Manufacturing Co., Ltd.Quasi-surrounding gate and a method of fabricating a silicon-on-insulator semiconductor device with the same
US6376317 *28 Jun 200023 Abr 2002Micron Technology, Inc.Methods for dual-gated transistors
US6383882 *21 May 20017 May 2002Samsung Electronics Co., Ltd.Method for fabricating MOS transistor using selective silicide process
US6391782 *20 Jun 200021 May 2002Advanced Micro Devices, Inc.Process for forming multiple active lines and gate-all-around MOSFET
US6396108 *13 Nov 200028 May 2002Advanced Micro Devices, Inc.Self-aligned double gate silicon-on-insulator (SOI) device
US6407442 *26 Oct 199518 Jun 2002Canon Kabushiki KaishaSemiconductor device, and operating device, signal converter, and signal processing system using the same semiconductor device
US6525403 *24 Sep 200125 Feb 2003Kabushiki Kaisha ToshibaSemiconductor device having MIS field effect transistors or three-dimensional structure
US6534807 *13 Ago 200118 Mar 2003International Business Machines CorporationLocal interconnect junction on insulator (JOI) structure
US6537885 *9 May 200225 Mar 2003Infineon Technologies AgTransistor and method of manufacturing a transistor having a shallow junction formation using a two step EPI layer
US6541829 *1 Dic 20001 Abr 2003Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the same
US6562665 *16 Oct 200013 May 2003Advanced Micro Devices, Inc.Fabrication of a field effect transistor with a recess in a semiconductor pillar in SOI technology
US6680240 *25 Jun 200220 Ene 2004Advanced Micro Devices, Inc.Silicon-on-insulator device with strained device film and method for making the same with partial replacement of isolation oxide
US6689650 *27 Sep 200110 Feb 2004International Business Machines CorporationFin field effect transistor with self-aligned gate
US6693324 *6 Sep 199617 Feb 2004Mitsubishi Denki Kabushiki KaishaSemiconductor device having a thin film transistor and manufacturing method thereof
US6696366 *30 Jun 199924 Feb 2004Lam Research CorporationTechnique for etching a low capacitance dielectric layer
US6706571 *22 Oct 200216 Mar 2004Advanced Micro Devices, Inc.Method for forming multiple structures in a semiconductor device
US6709982 *26 Nov 200223 Mar 2004Advanced Micro Devices, Inc.Double spacer FinFET formation
US6713396 *29 Abr 200230 Mar 2004Hewlett-Packard Development Company, L.P.Method of fabricating high density sub-lithographic features on a substrate
US6716684 *13 Nov 20006 Abr 2004Advanced Micro Devices, Inc.Method of making a self-aligned triple gate silicon-on-insulator device
US6716690 *12 Mar 20036 Abr 2004Advanced Micro Devices, Inc.Uniformly doped source/drain junction in a double-gate MOSFET
US6730964 *1 Oct 20024 May 2004Hitachi, Ltd.Semiconductor device and method of producing the same
US6756657 *28 Ene 199929 Jun 2004Semiconductor Energy Laboratory Co., Ltd.Method of preparing a semiconductor having controlled crystal orientation
US6838322 *1 May 20034 Ene 2005Freescale Semiconductor, Inc.Method for forming a double-gated semiconductor device
US6844238 *26 Mar 200318 Ene 2005Taiwan Semiconductor Manufacturing Co., LtdMultiple-gate transistors with improved gate control
US6849884 *16 May 20031 Feb 2005International Business Machines CorporationStrained Fin FETs structure and method
US6852559 *30 Jun 20038 Feb 2005Hynix Semiconductor Inc.Transistor of semiconductor device, and method for manufacturing the same
US6855606 *20 Feb 200315 Feb 2005Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor nano-rod devices
US6855990 *26 Nov 200215 Feb 2005Taiwan Semiconductor Manufacturing Co., LtdStrained-channel multiple-gate transistor
US6858478 *14 Feb 200322 Feb 2005Intel CorporationTri-gate devices and methods of fabrication
US6867433 *30 Abr 200315 Mar 2005Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors
US6867460 *5 Nov 200315 Mar 2005International Business Machines CorporationFinFET SRAM cell with chevron FinFET logic
US6869868 *13 Dic 200222 Mar 2005Taiwan Semiconductor Manufacturing Company, Ltd.Method of fabricating a MOSFET device with metal containing gate structures
US6869898 *30 Jul 200122 Mar 2005Heraeus Quarzglas Gmbh & Co. KgQuartz glass jig for processing apparatus using plasma
US6870226 *12 Jun 200322 Mar 2005Renesas Technology Corp.Semiconductor device and method of manufacturing same
US6884154 *21 Feb 200126 Abr 2005Shin-Etsu Handotai Co., Ltd.Method for apparatus for polishing outer peripheral chamfered part of wafer
US7018551 *9 Dic 200328 Mar 2006International Business Machines CorporationPull-back method of forming fins in FinFets
US7045401 *23 Jun 200316 May 2006Sharp Laboratories Of America, Inc.Strained silicon finFET device
US7045451 *2 Abr 200416 May 2006Rohm And Haas Electronic Materials LlcPreparation of group IVA and group VIA compounds
US7163851 *26 Ago 200216 Ene 2007International Business Machines CorporationConcurrent Fin-FET and thick-body device fabrication
US7183137 *1 Dic 200327 Feb 2007Taiwan Semiconductor Manufacturing CompanyMethod for dicing semiconductor wafers
US7187043 *11 Mar 20046 Mar 2007Sharp Kabushiki KaishaMemory function body, particle forming method therefor and, memory device, semiconductor device, and electronic equipment having the memory function body
US7358121 *23 Ago 200215 Abr 2008Intel CorporationTri-gate devices and methods of fabrication
US20020011612 *30 Jul 200131 Ene 2002Kabushiki Kaisha ToshibaSemiconductor device and method for manufacturing the same
US20020036290 *24 Sep 200128 Mar 2002Kabushiki Kaisha ToshibaSemiconductor device having MIS field effect transistors or three-dimensional structure
US20020081794 *26 Dic 200127 Jun 2002Nec CorporationEnhanced deposition control in fabricating devices in a semiconductor wafer
US20030057486 *27 Sep 200127 Mar 2003International Business Machines CorporationFin field effect transistor with self-aligned gate
US20030067017 *13 Sep 200210 Abr 2003Meikei IeongVariable threshold voltage double gated transistors and method of fabrication
US20030085194 *7 Nov 20018 May 2003Hopkins Dean A.Method for fabricating close spaced mirror arrays
US20030098488 *27 Nov 200129 May 2003O'keeffe JamesBand-structure modulation of nano-structures in an electric field
US20030111686 *13 Dic 200119 Jun 2003Nowak Edward J.Method for forming asymmetric dual gate transistor
US20040031979 *6 Jun 200319 Feb 2004Amberwave Systems CorporationStrained-semiconductor-on-insulator device structures
US20040036118 *26 Ago 200226 Feb 2004International Business Machines CorporationConcurrent Fin-FET and thick-body device fabrication
US20040036126 *23 Ago 200226 Feb 2004Chau Robert S.Tri-gate devices and methods of fabrication
US20040036127 *14 Feb 200326 Feb 2004Chau Robert S.Tri-gate devices and methods of fabrication
US20040070020 *14 Dic 200015 Abr 2004Ichiro FujiwaraNonvolatile semiconductor memory device and method for operating the same
US20040092062 *8 Nov 200213 May 2004Ahmed Shibly S.Planarizing gate material to improve gate critical dimension in semiconductor devices
US20040092067 *30 Jun 200313 May 2004International Business Machines CorporationDamascene double-gate MOSFET with vertical channel regions
US20040094807 *7 Nov 200320 May 2004Chau Robert S.Tri-gate devices and methods of fabrication
US20040099903 *26 Nov 200227 May 2004Taiwan Semiconductor Manufacturing Co., Ltd.Strained-channel multiple-gate transistor
US20040110097 *25 Nov 200310 Jun 2004Ahmed Shibly S.Double gate semiconductor device having a metal gate
US20040119100 *19 Dic 200224 Jun 2004International Business Machines CorporationDense dual-plane devices
US20050014594 *10 Dic 200220 Ene 2005Reinhard DegenMicro gear system operating according to the voltage ripple principle with hollow shafts
US20050035415 *24 Sep 200317 Feb 2005Yee-Chia YeoMultiple-gate transistors formed on bulk substrates
US20050093028 *29 Oct 20035 May 2005Chambers James J.Multiple-gate MOSFET device with lithography independent silicon body thickness and methods for fabricating the same
US20050093067 *29 Nov 20045 May 2005Yee-Chia YeoSemiconductor-on-insulator chip incorporating strained-channel partially-depleted, fully-depleted, and multiple-gate transistors
US20050093075 *27 Oct 20045 May 2005Bentum Ralf V.Advanced technique for forming a transistor having raised drain and source regions
US20050093154 *26 Jul 20045 May 2005Interuniversitair Microelektronica Centrum (Imec Vzw)Multiple gate semiconductor device and method for forming same
US20050104055 *22 Dic 200419 May 2005Hynix Semiconductor Inc.Transistor of semiconductor device, and method for manufacturing the same
US20050116289 *2 Dic 20032 Jun 2005International Business Machines CorporationUltra-thin Si channel MOSFET using a self-aligned oxygen implant and damascene technique
US20060014338 *30 Jun 200419 Ene 2006International Business Machines CorporationMethod and structure for strained finfet devices
US20070093010 *25 Oct 200526 Abr 2007Leo MathewMethod of making an inverted-T channel transistor
US20070108514 *28 Abr 200417 May 2007Akira InoueSemiconductor device and method of fabricating the same
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US7410844 *17 Ene 200612 Ago 2008International Business Machines CorporationDevice fabrication by anisotropic wet etch
US7547637 *21 Jun 200516 Jun 2009Intel CorporationMethods for patterning a semiconductor film
US7666741 *17 Ene 200623 Feb 2010International Business Machines CorporationCorner clipping for field effect devices
US7696539 *18 Jun 200813 Abr 2010International Business Machines CorporationDevice fabrication by anisotropic wet etch
US773695626 Mar 200815 Jun 2010Intel CorporationLateral undercut of metal gate in SOI device
US77817714 Feb 200824 Ago 2010Intel CorporationBulk non-planar transistor having strained enhanced mobility and methods of fabrication
US782051328 Oct 200826 Oct 2010Intel CorporationNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US7851790 *30 Dic 200814 Dic 2010Intel CorporationIsolated Germanium nanowire on Silicon fin
US78796752 May 20081 Feb 2011Intel CorporationField effect transistor with metal source/drain regions
US789804114 Sep 20071 Mar 2011Intel CorporationBlock contact architectures for nanoscale channel transistors
US79020143 Ene 20078 Mar 2011Intel CorporationCMOS devices with a single work function gate electrode and method of fabrication
US791516729 Sep 200529 Mar 2011Intel CorporationFabrication of channel wraparound gate structure for field-effect transistor
US796079420 Dic 200714 Jun 2011Intel CorporationNon-planar pMOS structure with a strained channel region and an integrated strained CMOS flow
US798928018 Dic 20082 Ago 2011Intel CorporationDielectric interface for group III-V semiconductor device
US806781824 Nov 201029 Nov 2011Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US80719838 May 20096 Dic 2011Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US808481812 Ene 200627 Dic 2011Intel CorporationHigh mobility tri-gate devices and methods of fabrication
US8105928 *4 Nov 200931 Ene 2012International Business Machines CorporationGraphene based switching device having a tunable bandgap
US81836464 Feb 201122 May 2012Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US819356711 Dic 20085 Jun 2012Intel CorporationProcess for integrating planar and non-planar CMOS transistors on a bulk substrate and article made thereby
US82687096 Ago 201018 Sep 2012Intel CorporationIndependently accessed double-gate and tri-gate transistors in same process flow
US827362629 Sep 201025 Sep 2012Intel CorporationnNonplanar semiconductor device with partially or fully wrapped around gate electrode and methods of fabrication
US82941801 Mar 201123 Oct 2012Intel CorporationCMOS devices with a single work function gate electrode and method of fabrication
US836256623 Jun 200829 Ene 2013Intel CorporationStress in trigate devices using complimentary gate fill materials
US836813523 Abr 20125 Feb 2013Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US839992214 Sep 201219 Mar 2013Intel CorporationIndependently accessed double-gate and tri-gate transistors
US840516426 Abr 201026 Mar 2013Intel CorporationTri-gate transistor device with stress incorporation layer and method of fabrication
US845019817 Ene 201228 May 2013International Business Machines CorporationGraphene based switching device having a tunable bandgap
US845586117 Ene 20124 Jun 2013International Business Machines CorporationGraphene based switching device having a tunable bandgap
US850235123 Sep 20116 Ago 2013Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US858125820 Oct 201112 Nov 2013Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US86179453 Feb 201231 Dic 2013Intel CorporationStacking fault and twin blocking barrier for integrating III-V on Si
US866469428 Ene 20134 Mar 2014Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US874173325 Ene 20133 Jun 2014Intel CorporationStress in trigate devices using complimentary gate fill materials
US87490263 Jun 201310 Jun 2014Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US881639420 Dic 201326 Ago 2014Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US89334588 Oct 201313 Ene 2015Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US8987791 *27 Feb 201324 Mar 2015Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs and methods for forming the same
US904831421 Ago 20142 Jun 2015Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US908774111 Jul 201121 Jul 2015International Business Machines CorporationCMOS with dual raised source and drain for NMOS and PMOS
US910565421 Mar 201211 Ago 2015Taiwan Semiconductor Manufacturing Company, Ltd.Source/drain profile for FinFET
US91905188 May 201417 Nov 2015Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US92247548 May 201429 Dic 2015Intel CorporationStress in trigate devices using complimentary gate fill materials
US926346529 Ene 201516 Feb 2016Globalfoundries Inc.CMOS with dual raised source and drain for NMOS and PMOS
US926346629 Ene 201516 Feb 2016Globalfoundries Inc.CMOS with dual raised source and drain for NMOS and PMOS
US9299719 *29 Ene 201529 Mar 2016Globalfoundries Inc.CMOS with dual raised source and drain for NMOS and PMOS
US9299784 *6 Oct 201329 Mar 2016Taiwan Semiconductor Manufacturing Company LimitedSemiconductor device with non-linear surface
US9337307 *18 Nov 201010 May 2016Intel CorporationMethod for fabricating transistor with thinned channel
US934984119 Feb 201524 May 2016Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs and methods for forming the same
US9362386 *12 Sep 20147 Jun 2016Taiwan Semiconductor Manufacturing Company, Ltd.FETs and methods for forming the same
US93685831 May 201514 Jun 2016Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US938518018 Dic 20145 Jul 2016Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US945009211 Nov 201520 Sep 2016Intel CorporationStress in trigate devices using complimentary gate fill materials
US9559189 *16 Abr 201231 Ene 2017United Microelectronics Corp.Non-planar FET
US961408310 Jun 20164 Abr 2017Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US9627375 *7 Feb 201418 Abr 2017Taiwan Semiconductor Manufacturing Company Ltd.Indented gate end of non-planar transistor
US974180916 Sep 201522 Ago 2017Intel CorporationNonplanar device with thinned lower body portion and method of fabrication
US974839124 Feb 201729 Ago 2017Intel CorporationField effect transistor with narrow bandgap source and drain regions and method of fabrication
US976172414 Jun 201612 Sep 2017Intel CorporationSemiconductor device structures and methods of forming semiconductor structures
US980619329 Ago 201631 Oct 2017Intel CorporationStress in trigate devices using complimentary gate fill materials
US980619514 Mar 201631 Oct 2017Intel CorporationMethod for fabricating transistor with thinned channel
US981239412 Oct 20157 Nov 2017International Business Machines CorporationFaceted structure formed by self-limiting etch
US981887811 May 201614 Nov 2017Taiwan Semiconductor Manufacturing Company, Ltd.FETs and methods for forming the same
US20060068591 *29 Sep 200530 Mar 2006Marko RadosavljevicFabrication of channel wraparound gate structure for field-effect transistor
US20060202266 *14 Mar 200514 Sep 2006Marko RadosavljevicField effect transistor with metal source/drain regions
US20070001173 *21 Jun 20054 Ene 2007Brask Justin KSemiconductor device structures and methods of forming semiconductor structures
US20070166900 *17 Ene 200619 Jul 2007International Business Machines CorporationDevice fabrication by anisotropic wet etch
US20070167024 *17 Ene 200619 Jul 2007International Business Machines CorporationCorner clipping for field effect devices
US20080246059 *18 Jun 20089 Oct 2008International Business Machines CorporationDevice Fabrication by Anisotropic Wet Etch
US20090057731 *28 Ago 20085 Mar 2009Yuichiro KitajimaSemiconductor device and method of manufacturing the same
US20090090976 *11 Dic 20089 Abr 2009Intel CorporationProcess for integrating planar and non-planar cmos transistors on a bulk substrate and article made thereby
US20090121288 *28 Ago 200814 May 2009Patruno PaulMultiple gate field effect transistor structure and method for fabricating same
US20090149012 *11 Feb 200911 Jun 2009Brask Justin KMethod of forming a nonplanar transistor with sidewall spacers
US20090149531 *10 Dic 200811 Jun 2009Apoteknos Para La Piel, S.L.Chemical composition derived from p-hydroxyphenyl propionic acid for the treatment of psoriasis
US20100164102 *30 Dic 20081 Jul 2010Willy RachmadyIsolated germanium nanowire on silicon fin
US20110062520 *18 Nov 201017 Mar 2011Brask Justin KMethod for fabricating transistor with thinned channel
US20110101309 *4 Nov 20095 May 2011International Business Machines CorporationGraphene based switching device having a tunable bandgap
US20130270612 *16 Abr 201217 Oct 2013Chin-Cheng ChienNon-Planar FET and Manufacturing Method Thereof
US20140239354 *27 Feb 201328 Ago 2014Taiwan Semiconductor Manufacturing Company, Ltd.FinFETs and Methods for Forming the Same
US20140306286 *10 Abr 201316 Oct 2014International Business Machines CorporationTapered fin field effect transistor
US20150001468 *12 Sep 20141 Ene 2015Taiwan Semiconductor Manufacturing Company, Ltd.Fets and methods for forming the same
US20150076654 *17 Sep 201319 Mar 2015Global Foundries Inc.Enlarged fin tip profile for fins of a field effect transistor (finfet) device
US20150097218 *6 Oct 20139 Abr 2015Taiwan Semiconductor Manufacturing Company LimitedSemiconductor device with non-linear surface
US20150140744 *29 Ene 201521 May 2015International Business Machines CorporationCmos with dual raised source and drain for nmos and pmos
US20150171086 *24 Feb 201518 Jun 2015Globalfoundries Inc.Selective Growth of a Work-Function Metal in a Replacement Metal Gate of a Semiconductor Device
US20150228647 *7 Feb 201413 Ago 2015Taiwan Semiconductor Manufacturing Company Ltd.Indented gate end of non-planar transistor
EP2020031A2 *25 Abr 20074 Feb 2009International Business Machines CorporationHigh performance 3d fet structures, and methods for forming the same using preferential crystallographic etching
EP2020031A4 *25 Abr 20072 Nov 2011IbmHigh performance 3d fet structures, and methods for forming the same using preferential crystallographic etching
EP2037492A1 *11 Sep 200718 Mar 2009S.O.I.Tec Silicon Insulator TechnologiesMultiple gate field effect transistor structure and method for fabricating same
Clasificaciones
Clasificación de EE.UU.257/347, 257/E29.137
Clasificación internacionalH01L27/01, H01L31/0392, H01L27/12
Clasificación cooperativaH01L29/7854, H01L29/42384, H01L29/785, H01L21/845, H01L29/7856, H01L27/0886, H01L29/7853, H01L21/823431, H01L27/1211, H01L2924/13067, H01L29/66795, Y10S438/978, H01L29/66818
Clasificación europeaH01L29/66M6T6F16F4, H01L29/423D2B8, H01L29/78S4
Eventos legales
FechaCódigoEventoDescripción
10 Mar 2005ASAssignment
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHAH, UDAY;DOYLE, BRIAN S.;BRASK, JUSTIN K.;AND OTHERS;REEL/FRAME:016358/0510;SIGNING DATES FROM 20050104 TO 20050228