US20060123178A1 - Generating multiple traffic classes on a PCI Express fabric from PCI devices - Google Patents
Generating multiple traffic classes on a PCI Express fabric from PCI devices Download PDFInfo
- Publication number
- US20060123178A1 US20060123178A1 US11/340,954 US34095406A US2006123178A1 US 20060123178 A1 US20060123178 A1 US 20060123178A1 US 34095406 A US34095406 A US 34095406A US 2006123178 A1 US2006123178 A1 US 2006123178A1
- Authority
- US
- United States
- Prior art keywords
- pci
- pci express
- data
- bus
- express
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004744 fabric Substances 0.000 title claims abstract description 20
- 238000000034 method Methods 0.000 claims description 17
- 238000010586 diagram Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/4031—Coupling between buses using bus bridges with arbitration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0024—Peripheral component interconnect [PCI]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Definitions
- This invention relates to generating multiple traffic classes on a PCI Express fabric (a network of interconnected devices and switches) for data from a PCI device and more specifically to a PCI Express to PCI bridge which generates these traffic classes.
- PCI Express fabric a network of interconnected devices and switches
- PCI Peripheral Component Interconnect
- WRITE commands take precedence over READ commands. This is summarized in Table 2-23: Ordering Rules Summary Table of the PCI Express Base Specification, Rev. 1.0.
- Table 2-23 Ordering Rules Summary Table of the PCI Express Base Specification, Rev. 1.0.
- PCI Express provides a way to overcome this limitation by providing for traffic classes.
- the classes consist of 3 bits located in the header of a packet being sent over a PCI Express fabric. READ and WRITE commands for each traffic class are treated independent of these commands for other classes.
- Section 2.5 of the PCI Express Base Specification, Rev. 1.0 discusses a PCI Express Virtual Channel (VC) mechanism which provides support for carrying throughout the PCI Express fabric traffic that is differentiated using TC (traffic class) labels.
- VC PCI Express Virtual Channel
- the PCI Express standard sets up rules for the implementation of traffic classes, but makes support for traffic classes beyond TCO optional. The standard allows user to decide how the TCs will be utilized.
- FIG. 1 shows a block diagram of a computer system 100 implementing a standard PCI Express to PCI bridge 112 .
- the bridge is coupled by lines 108 to a PCI Express switch 106 , which is coupled by lines 104 to CPU 102 .
- the PCI Express switch is also coupled via lines 110 to other devices (not shown).
- the PCI bus 114 is connected to the bridge and to two PCI applications 116 , 120 respectively. Each of the applications has request/grant lines 118 and 122 respectively.
- PCI application (device) 120 generates a READ command which is stored in a PCI FIFO queue (not shown) in bridge 112 .
- the device to be read is busy so the command is held to be retried (a common situation). Later, PCI application 116 generates a WRITE command which enters the queue, while the READ command for application 120 is still pending. The bridge will process the WRITE command before the READ command even if the device to be read now becomes available and even if application 120 has been waiting a long time for a response whereas application 116 has just generated its WRITE command. Thus, the latency for application 120 will suffer.
- a PCI Express to PCI bridge comprising a PCI bus interface couplable to a PCI bus.
- a PCI bus arbiter is coupled to the PCI bus interface and has request/grant lines for PCI devices to be connected to the PCI bus.
- PCI transaction queues are coupled to the PCI bus interface for receiving PCI transactions.
- a PCI Express interface coupled to the PCI transaction queues and to a PCI Express output port; wherein the PCI bus arbiter assigns a PCI Express traffic class code to data received from a PCI device, the traffic class code being different for each PCI device connected to the PCI bus.
- a further aspect of the invention includes method of operating a PCI Express to PCI bridge comprising receiving a request for access to a PCI bus from a PCI device coupled to the PCI bus. Generating a grant to the PCI device for access to the bus. Storing data received from the PCI device in a PCI transaction queue, the data being stored with a PCI Express traffic class corresponding only to that PCI device.
- Another aspect of the invention is providedly a method of transmitting data generated by PCI device on a PCI Express fabric.
- Data is received from a PCI device.
- the data is stored with a predetermined PCI Express traffic class code corresponding to the PCI device.
- the data and the traffic code are transmitted on the PCI Express fabric.
- Yet another aspect of the invention comprises a PCI Express to PCI bridge having a connection to a PCI bus and a connection to a PCI Express fabric.
- Means assigns a predetermined PCI Express traffic code to data from each respective device coupled to the bridge.
- Means stores the data and the traffic code.
- FIG. 1 is a block diagram while a current implementation of a PCI Express to PCI bridge.
- FIG. 2 is a block diagram of a PCI Express to PCI bridge and system according to the present invention.
- FIG. 2 is a system 200 and a PCI Express to PCI bridge 212 according to the present invention.
- the bridge 212 is connected to a PCI Express fabric via lines 210 and to a PCI bus 224 .
- the PCI Express fabric comprises PCI Express switch 206 which is coupled via lines 204 to CPU 202 .
- the switch 206 is also coupled via lines 208 to other PCI Express devices or switches (not shown).
- Attached to PCI bus 224 are three PCI compliant devices 232 , 234 and 236 . Each of these devices has a request/grant pair of lines 230 , 228 , 226 respectively.
- the request/grant lines are coupled to PCI bus arbiter 220 .
- the PCI bus is coupled to PCI bus interface 218 .
- PCI bus interface 218 is coupled by a two way bus to PCI transaction queues 216 .
- PCI bus interface 218 is also coupled by a request/grant pair 222 to PCI bus arbiter 220 . Additional information supplied by the PCI bus arbiter 220 which can be stored with the data in the PCI transaction queues 216 , as discussed below, is provided along line 238 .
- the PCI transaction queues 216 are coupled by a two way bus to the PCI Express interface 214 which is coupled to the lines 210 .
- Each of the grant lines of request/grant line pair 230 , 228 and 226 , respectively, is associated with an address.
- a bridge such as 212 may typically allow for up to six PCI devices to be connected to the PCI bus so that a 3 bit address is adequate for this purpose.
- the PCI bus arbiter will process this request in accordance with a predetermined protocol.
- This protocol can be the standard PCI round-robin protocol, or another protocol such as that utilized in copending U.S. application Ser. No. 10/640,988 (TI-35560), commonly assigned, filed on even date with this application and incorporated herein by reference, may be utilized.
- the data sent from PCI device 232 to the PCI bus 224 will be associated with the address for this grant line, which may be address 000, for example.
- This address is communicated along line 238 to the PCI transaction queues 216 .
- the data from the device is received by PCI bus interface 218 and the slave circuit in the interface receives the data and processes the data into the PCI transaction queues. In the PCI transaction queues, the data will be combined with the address of the grant line and this address will become the PCI Express traffic class for that data.
- the data When the data is to be transmitted along the PCI Express fabric, the data will be sent from the PCI transaction queues to a standard PCI Express interface 214 on to lines 210 to PCI Express switch 206 . From PCI Express switch 206 , the data can be sent to CPU 202 or to other devices on the PCI Express fabric (not shown).
- PCI device 232 is sending a READ command along the bus to obtain the status of another device on the PCI Express fabric, which READ command is being held up because the device to be READ is busy, this command is unaffected by WRITE request from either PCI device 234 or 236 .
- commands generated by these devices will be assigned to a different traffic class which will be the address of grant lines 228 and 226 , respectively. These addresses might be 001 and 010, for example.
- the READ command from PCI device 232 will not suffer from a longer latency because of the activity of the other PCI devices on the bus.
- PCI Express switch 206 if there are WRITE commands from the other devices coupled to lines 208 , only those having the same traffic class will effect the transmission of the READ command in the PCI Express fabric.
Abstract
A system having a PCI Express fabric and PCI devices connected thereto transmits data from the PCI devices having PCI Express traffic classes assigned. A PCI Express to PCI bridge assigns a predetermined address to the grant line for each PCI device coupled to the PCI bus and stores this address along with the data from the PCI device in the PCI transaction queues. When the data is transmitted along the PCI Express fabric, or when it is processed within the PCI Express to PCI bridge, the address assigned to the respective grant line becomes the PCI Express traffic class for that data. This enables the commands from one device to be processed irrespective of commands from other PCI devices on the PCI bus.
Description
- This application is a Divisional Patent Application of U.S. patent application Ser. No. 10/640,994 filed Aug. 14, 2003.
- This invention relates to generating multiple traffic classes on a PCI Express fabric (a network of interconnected devices and switches) for data from a PCI device and more specifically to a PCI Express to PCI bridge which generates these traffic classes.
- Peripheral Component Interconnect (PCI) is a parallel bus architecture developed in 1992 which as become the predominant local bus for personal computers and similar platforms. The implementation of this technology has come close to its practical limits of performance and can not easily be scaled up in frequency or down in voltage. A new architecture utilizing point-to-point transmission, having a higher speed, and which is scalable for future improvements, is known as PCI Express.
- In accordance with PCI bus specifications, WRITE commands take precedence over READ commands. This is summarized in Table 2-23: Ordering Rules Summary Table of the PCI Express Base Specification, Rev. 1.0. Thus, if a READ command is held up in a queue because the device to be read is busy, for example, a WRITE command made subsequently will be processed before the READ command. Given the fact that a bridge coupled to a PCI bus does not know which device generated the data, if one PCI device coupled to the bus is actively sending out WRITE commands, it can block the READ commands of another PCI device on the bus, thereby increasing its latency.
- PCI Express provides a way to overcome this limitation by providing for traffic classes. The classes consist of 3 bits located in the header of a packet being sent over a PCI Express fabric. READ and WRITE commands for each traffic class are treated independent of these commands for other classes. Section 2.5 of the PCI Express Base Specification, Rev. 1.0 discusses a PCI Express Virtual Channel (VC) mechanism which provides support for carrying throughout the PCI Express fabric traffic that is differentiated using TC (traffic class) labels. In order to provide flexibility in the design of equipment, the PCI Express standard sets up rules for the implementation of traffic classes, but makes support for traffic classes beyond TCO optional. The standard allows user to decide how the TCs will be utilized.
- A PCI Express to PCI bridge will allow PCI devices to be connected to a PCI bus in a PCI Express architecture.
FIG. 1 shows a block diagram of acomputer system 100 implementing a standard PCI Express toPCI bridge 112. The bridge is coupled bylines 108 to aPCI Express switch 106, which is coupled bylines 104 toCPU 102. The PCI Express switch is also coupled vialines 110 to other devices (not shown). ThePCI bus 114 is connected to the bridge and to twoPCI applications grant lines bridge 112. The device to be read is busy so the command is held to be retried (a common situation). Later,PCI application 116 generates a WRITE command which enters the queue, while the READ command forapplication 120 is still pending. The bridge will process the WRITE command before the READ command even if the device to be read now becomes available and even ifapplication 120 has been waiting a long time for a response whereasapplication 116 has just generated its WRITE command. Thus, the latency forapplication 120 will suffer. - It is a general object of the present invention to implement the generation of PCI Express traffic classes for data generated by a PCI device.
- This and other objects and features are provided, in accordance with one aspect of the invention, by a PCI Express to PCI bridge comprising a PCI bus interface couplable to a PCI bus. A PCI bus arbiter is coupled to the PCI bus interface and has request/grant lines for PCI devices to be connected to the PCI bus. PCI transaction queues are coupled to the PCI bus interface for receiving PCI transactions. A PCI Express interface coupled to the PCI transaction queues and to a PCI Express output port; wherein the PCI bus arbiter assigns a PCI Express traffic class code to data received from a PCI device, the traffic class code being different for each PCI device connected to the PCI bus.
- A further aspect of the invention includes method of operating a PCI Express to PCI bridge comprising receiving a request for access to a PCI bus from a PCI device coupled to the PCI bus. Generating a grant to the PCI device for access to the bus. Storing data received from the PCI device in a PCI transaction queue, the data being stored with a PCI Express traffic class corresponding only to that PCI device.
- Another aspect of the invention is providedly a method of transmitting data generated by PCI device on a PCI Express fabric.
- Data is received from a PCI device. The data is stored with a predetermined PCI Express traffic class code corresponding to the PCI device. The data and the traffic code are transmitted on the PCI Express fabric.
- Yet another aspect of the invention comprises a PCI Express to PCI bridge having a connection to a PCI bus and a connection to a PCI Express fabric. Means assigns a predetermined PCI Express traffic code to data from each respective device coupled to the bridge. Means stores the data and the traffic code.
-
FIG. 1 is a block diagram while a current implementation of a PCI Express to PCI bridge; and -
FIG. 2 is a block diagram of a PCI Express to PCI bridge and system according to the present invention. -
FIG. 2 is asystem 200 and a PCI Express toPCI bridge 212 according to the present invention. Thebridge 212 is connected to a PCI Express fabric vialines 210 and to aPCI bus 224. The PCI Express fabric comprisesPCI Express switch 206 which is coupled vialines 204 toCPU 202. Theswitch 206 is also coupled vialines 208 to other PCI Express devices or switches (not shown). Attached toPCI bus 224 are three PCIcompliant devices lines PCI bus arbiter 220. The PCI bus is coupled toPCI bus interface 218.PCI bus interface 218 is coupled by a two way bus toPCI transaction queues 216.PCI bus interface 218 is also coupled by a request/grant pair 222 toPCI bus arbiter 220. Additional information supplied by thePCI bus arbiter 220 which can be stored with the data in thePCI transaction queues 216, as discussed below, is provided alongline 238. ThePCI transaction queues 216 are coupled by a two way bus to the PCI Expressinterface 214 which is coupled to thelines 210. - Each of the grant lines of request/
grant line pair PCI device 232 sends out a request for access to the bus, the PCI bus arbiter will process this request in accordance with a predetermined protocol. This protocol can be the standard PCI round-robin protocol, or another protocol such as that utilized in copending U.S. application Ser. No. 10/640,988 (TI-35560), commonly assigned, filed on even date with this application and incorporated herein by reference, may be utilized. Once the PCI bus arbiter has asserted the grant on the grant line of request/grant pair 230, for example, the data sent fromPCI device 232 to thePCI bus 224 will be associated with the address for this grant line, which may be address 000, for example. This address is communicated alongline 238 to thePCI transaction queues 216. The data from the device is received byPCI bus interface 218 and the slave circuit in the interface receives the data and processes the data into the PCI transaction queues. In the PCI transaction queues, the data will be combined with the address of the grant line and this address will become the PCI Express traffic class for that data. When the data is to be transmitted along the PCI Express fabric, the data will be sent from the PCI transaction queues to a standardPCI Express interface 214 on tolines 210 toPCI Express switch 206. FromPCI Express switch 206, the data can be sent toCPU 202 or to other devices on the PCI Express fabric (not shown). - If
PCI device 232 is sending a READ command along the bus to obtain the status of another device on the PCI Express fabric, which READ command is being held up because the device to be READ is busy, this command is unaffected by WRITE request from eitherPCI device grant lines PCI device 232 will not suffer from a longer latency because of the activity of the other PCI devices on the bus. Similarly, in thePCI Express switch 206, if there are WRITE commands from the other devices coupled tolines 208, only those having the same traffic class will effect the transmission of the READ command in the PCI Express fabric. - It should be noted that it is not necessary to discuss the flow of data into the PCI Express to PCI bridge 212 from the PCI Express fabric, because the PCI Express fabric already supports traffic classes. The devices needed to build the PCI Express to
PCI bridge 212 and thesystem 200 are well known in the art and need not be described in detail here. - While the invention has been shown and described with reference to preferred embodiments thereof, it is well understood by those skilled in the art that various changes and modifications can be made in the invention without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (16)
1. A PCI Express to PCI bridge comprising:
a PCI bus interface couplable to a PCI bus;
a PCI bus arbiter coupled to the PCI bus interface and having request/grant lines for PCI devices to be connected to the PCI bus;
PCI transaction queues are coupled to the PCI bus interface for receiving PCI transactions;
a PCI Express interface coupled to the PCI transaction queues and to a PCI Express output port; wherein the PCI bus arbiter assigns a PCI Express traffic class code to data received from a PCI device, the traffic class code being different for each PCI device connected to the PCI bus.
2. The bridge of claim 1 wherein the PCI Express traffic code assigned to data from the PCI device is related to the address of the request/grant lines for that device.
3. The bridge of claim 1 wherein the PCI Express traffic code comprises 3 bits.
4. The bridge of claim 2 wherein the PCI Express traffic code comprises 3 bits.
5. A method of operating a PCI Express to PCI bridge comprising:
receiving a request for access to a PCI bus from a PCI device coupled to the PCI bus;
generating a grant to the PCI device for access to the bus;
storing data received from the PCI device in a PCI transaction queue, the data being stored with a PCI Express traffic class corresponding only to that PCI device.
6. The method of claim 5 wherein the PCI Express traffic code assigned to data from the PCI device is related to the address of the request/grant lines for that device.
7. The method of claim 5 wherein the PCI Express traffic class comprises 3 bits.
8. The method of claim 6 wherein the PCI Express traffic class comprises 3 bits.
9. A method of transmitting data generated by PCI device on a PCI Express fabric comprising:
receiving data from a PCI device;
storing the data with a predetermined PCI Express traffic class code corresponding to the PCI device; and
transmitting the data and the traffic code on the PCI Express fabric.
10. The method of claim 9 wherein the PCI Express traffic code is contained in the header of a packet transmitted on the PCI Express fabric.
11. The method of claim 9 wherein the PCI Express traffic class comprises 3 bits.
12. The method of claim 10 wherein the PCI Express traffic class comprises 3 bits.
13. The method of claim 9 wherein the PCI Express traffic code assigned to data from the PCI device is related to the address of the request/grant lines for that device.
14. The method of claim 10 wherein the PCI Express traffic code assigned to data from the PCI device is related to the address of the request/grant lines for that device.
15. The method of claim 13 wherein the PCI Express traffic class comprises 3 bits.
16. The method of claim 14 wherein the PCI Express traffic class comprises 3 bits.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/340,954 US20060123178A1 (en) | 2003-08-14 | 2006-01-27 | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/640,994 US7028130B2 (en) | 2003-08-14 | 2003-08-14 | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
US11/340,954 US20060123178A1 (en) | 2003-08-14 | 2006-01-27 | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/640,994 Division US7028130B2 (en) | 2003-08-14 | 2003-08-14 | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060123178A1 true US20060123178A1 (en) | 2006-06-08 |
Family
ID=34136242
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/640,994 Expired - Lifetime US7028130B2 (en) | 2003-08-14 | 2003-08-14 | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
US11/340,954 Abandoned US20060123178A1 (en) | 2003-08-14 | 2006-01-27 | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/640,994 Expired - Lifetime US7028130B2 (en) | 2003-08-14 | 2003-08-14 | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
Country Status (2)
Country | Link |
---|---|
US (2) | US7028130B2 (en) |
CN (1) | CN100437537C (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080065796A1 (en) * | 1999-08-04 | 2008-03-13 | Super Talent Electronics Inc. | High-Level Bridge From PCIE to Extended USB |
US20120011291A1 (en) * | 2010-07-12 | 2012-01-12 | Arm Limited | Apparatus and method for controlling issuing of transaction requests |
US20130124775A1 (en) * | 2008-08-05 | 2013-05-16 | Hitachi, Ltd. | Computer system and bus assignment method |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7028130B2 (en) * | 2003-08-14 | 2006-04-11 | Texas Instruments Incorporated | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
US7240141B2 (en) * | 2004-04-09 | 2007-07-03 | Broadcom Corporation | Programmable inter-virtual channel and intra-virtual channel instructions issuing rules for an I/O bus of a system-on-a-chip processor |
US7266631B2 (en) * | 2004-07-29 | 2007-09-04 | International Business Machines Corporation | Isolation of input/output adapter traffic class/virtual channel and input/output ordering domains |
US20060092928A1 (en) * | 2004-10-15 | 2006-05-04 | Dell Products L.P. | System and method for providing a shareable input/output device in a PCI express environment |
US20070028152A1 (en) * | 2005-08-01 | 2007-02-01 | Mishra Kishore K | System and Method of Processing Received Line Traffic for PCI Express that Provides Line-Speed Processing, and Provides Substantial Gate-Count Savings |
US7487274B2 (en) * | 2005-08-01 | 2009-02-03 | Asic Architect, Inc. | Method and apparatus for generating unique identification numbers for PCI express transactions with substantially increased performance |
CN100403733C (en) * | 2005-08-02 | 2008-07-16 | 威盛电子股份有限公司 | Data processing method and system for serial transmission interface |
JP2007053465A (en) * | 2005-08-16 | 2007-03-01 | Kddi Corp | Traffic control system, traffic control method, communications apparatus and computer program |
US7536489B2 (en) * | 2005-08-30 | 2009-05-19 | Ricoh Company Limited | Information processing system for determining payload size based on packet-to-payload size ratio |
US20080034147A1 (en) * | 2006-08-01 | 2008-02-07 | Robert Stubbs | Method and system for transferring packets between devices connected to a PCI-Express bus |
JP4257358B2 (en) * | 2006-10-23 | 2009-04-22 | Necアクセステクニカ株式会社 | Bus control method and apparatus |
US8495265B2 (en) | 2011-06-01 | 2013-07-23 | International Business Machines Corporation | Avoiding non-posted request deadlocks in devices by holding the sending of requests |
US8903966B2 (en) | 2011-06-01 | 2014-12-02 | International Business Machines Corporation | Re-programming programmable hardware devices without system downtime |
US10846126B2 (en) * | 2016-12-28 | 2020-11-24 | Intel Corporation | Method, apparatus and system for handling non-posted memory write transactions in a fabric |
CN107357753B (en) * | 2017-07-12 | 2020-03-10 | 郑州云海信息技术有限公司 | Method and system for realizing automatic matching of PCIE port and hard disk address |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3641505A (en) * | 1969-06-25 | 1972-02-08 | Bell Telephone Labor Inc | Multiprocessor computer adapted for partitioning into a plurality of independently operating systems |
US5450549A (en) * | 1992-04-09 | 1995-09-12 | International Business Machines Corporation | Multi-channel image array buffer and switching network |
US5878237A (en) * | 1997-07-11 | 1999-03-02 | Compaq Computer Corp. | Apparatus, method and system for a comuter CPU and memory to PCI bridge having a pluarlity of physical PCI buses |
US6191998B1 (en) * | 1997-10-16 | 2001-02-20 | Altera Corporation | Programmable logic device memory array circuit having combinable single-port memory arrays |
US6751698B1 (en) * | 1999-09-29 | 2004-06-15 | Silicon Graphics, Inc. | Multiprocessor node controller circuit and method |
US20040186942A1 (en) * | 2003-03-17 | 2004-09-23 | Sompong Paul Olarig | Supporting a host-to-input/output (I/O) bridge |
US20050038948A1 (en) * | 2003-08-14 | 2005-02-17 | Lueck Andrew W. | Generating multiple traffic classes on a PCI express fabric from PCI devices |
US20050038947A1 (en) * | 2003-08-14 | 2005-02-17 | Lueck Andrew W. | PCI express to PCI translation bridge |
US6910108B2 (en) * | 2002-01-09 | 2005-06-21 | International Business Machines Corporation | Hardware support for partitioning a multiprocessor system to allow distinct operating systems |
US6912612B2 (en) * | 2002-02-25 | 2005-06-28 | Intel Corporation | Shared bypass bus structure |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5822612A (en) * | 1996-09-12 | 1998-10-13 | Thomas; Robert E. | Apparatus and method for managing schedule table pointers |
US5867480A (en) * | 1996-09-12 | 1999-02-02 | Cabletron Systems, Inc. | Method and apparatus for controlling congestion in a network node |
US6591299B2 (en) * | 1997-11-25 | 2003-07-08 | Packeteer, Inc. | Method for automatically classifying traffic with enhanced hierarchy in a packet communications network |
AU7036600A (en) * | 1999-09-08 | 2001-04-10 | Mellanox Technologies Ltd. | Parallel bus communications over a packet-switching fabric |
US6785760B2 (en) * | 2001-10-19 | 2004-08-31 | International Business Machines Corporation | Performance of a PCI-X to infiniband bridge |
-
2003
- 2003-08-14 US US10/640,994 patent/US7028130B2/en not_active Expired - Lifetime
-
2004
- 2004-08-13 CN CNB2004100574962A patent/CN100437537C/en active Active
-
2006
- 2006-01-27 US US11/340,954 patent/US20060123178A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3641505A (en) * | 1969-06-25 | 1972-02-08 | Bell Telephone Labor Inc | Multiprocessor computer adapted for partitioning into a plurality of independently operating systems |
US5450549A (en) * | 1992-04-09 | 1995-09-12 | International Business Machines Corporation | Multi-channel image array buffer and switching network |
US5878237A (en) * | 1997-07-11 | 1999-03-02 | Compaq Computer Corp. | Apparatus, method and system for a comuter CPU and memory to PCI bridge having a pluarlity of physical PCI buses |
US6191998B1 (en) * | 1997-10-16 | 2001-02-20 | Altera Corporation | Programmable logic device memory array circuit having combinable single-port memory arrays |
US6751698B1 (en) * | 1999-09-29 | 2004-06-15 | Silicon Graphics, Inc. | Multiprocessor node controller circuit and method |
US6910108B2 (en) * | 2002-01-09 | 2005-06-21 | International Business Machines Corporation | Hardware support for partitioning a multiprocessor system to allow distinct operating systems |
US6912612B2 (en) * | 2002-02-25 | 2005-06-28 | Intel Corporation | Shared bypass bus structure |
US20040186942A1 (en) * | 2003-03-17 | 2004-09-23 | Sompong Paul Olarig | Supporting a host-to-input/output (I/O) bridge |
US7024510B2 (en) * | 2003-03-17 | 2006-04-04 | Hewlett-Packard Development Company, L.P. | Supporting a host-to-input/output (I/O) bridge |
US20050038948A1 (en) * | 2003-08-14 | 2005-02-17 | Lueck Andrew W. | Generating multiple traffic classes on a PCI express fabric from PCI devices |
US20050038947A1 (en) * | 2003-08-14 | 2005-02-17 | Lueck Andrew W. | PCI express to PCI translation bridge |
US7028130B2 (en) * | 2003-08-14 | 2006-04-11 | Texas Instruments Incorporated | Generating multiple traffic classes on a PCI Express fabric from PCI devices |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080065796A1 (en) * | 1999-08-04 | 2008-03-13 | Super Talent Electronics Inc. | High-Level Bridge From PCIE to Extended USB |
US7657692B2 (en) * | 1999-08-04 | 2010-02-02 | Super Talent Electronics, Inc. | High-level bridge from PCIE to extended USB |
US20130124775A1 (en) * | 2008-08-05 | 2013-05-16 | Hitachi, Ltd. | Computer system and bus assignment method |
US8683109B2 (en) * | 2008-08-05 | 2014-03-25 | Hitachi, Ltd. | Computer system and bus assignment method |
US20120011291A1 (en) * | 2010-07-12 | 2012-01-12 | Arm Limited | Apparatus and method for controlling issuing of transaction requests |
US8307138B2 (en) * | 2010-07-12 | 2012-11-06 | Arm Limited | Apparatus and method for controlling issuing of transaction requests |
Also Published As
Publication number | Publication date |
---|---|
US20050038948A1 (en) | 2005-02-17 |
CN1598798A (en) | 2005-03-23 |
US7028130B2 (en) | 2006-04-11 |
CN100437537C (en) | 2008-11-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20060123178A1 (en) | Generating multiple traffic classes on a PCI Express fabric from PCI devices | |
US7603508B2 (en) | Scalable distributed memory and I/O multiprocessor systems and associated methods | |
US6912604B1 (en) | Host channel adapter having partitioned link layer services for an infiniband server system | |
JP5036120B2 (en) | Communication system and method with unblocked shared interface | |
US5968158A (en) | Apparatus including a host processor and communications adapters interconnected with a bus, with improved transfer of interrupts between the adapters and host processor | |
US20130179613A1 (en) | Network on chip (noc) with qos features | |
US7643477B2 (en) | Buffering data packets according to multiple flow control schemes | |
US7240141B2 (en) | Programmable inter-virtual channel and intra-virtual channel instructions issuing rules for an I/O bus of a system-on-a-chip processor | |
JPH08265270A (en) | Transfer line assignment system | |
EP0991999A1 (en) | Method and apparatus for arbitrating access to a shared memory by network ports operating at different data rates | |
WO2006072060A9 (en) | Arbitrating virtual channel transmit queues in a switched fabric network | |
US9817705B2 (en) | Method for enabling a communication between processes, processing system, integrated chip and module for such a chip | |
JP2008546298A (en) | Electronic device and communication resource allocation method | |
JP2002149592A (en) | Pci bridge on network | |
EP1815663B1 (en) | Performance based packet ordering in a pci express bus | |
JP4255833B2 (en) | Tagging and arbitration mechanisms at the input / output nodes of computer systems | |
US6816889B1 (en) | Assignment of dual port memory banks for a CPU and a host channel adapter in an InfiniBand computing node | |
JP4391819B2 (en) | I / O node of computer system | |
GB2367712A (en) | Flow architecture for remote high-speed interface application | |
US6178180B1 (en) | Communications adapter for processing ATM and ISDN data | |
US8521940B2 (en) | Paired node controllers | |
JP2002176464A (en) | Network interface device | |
KR20070061307A (en) | System on chip with hybrid communication architecture of on-chip bus and on-chip network | |
JP2003018188A (en) | Flow architecture for remote high-speed interface application | |
KR20060009292A (en) | Processing system and method for transmitting data |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LUECK, ANDREW W.;MAIN, KEVIN K.;REEL/FRAME:017521/0305;SIGNING DATES FROM 20030611 TO 20030806 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |