US20060151797A1 - Wafer structure and epitaxial growth method for growing the same - Google Patents
Wafer structure and epitaxial growth method for growing the same Download PDFInfo
- Publication number
- US20060151797A1 US20060151797A1 US11/326,172 US32617206A US2006151797A1 US 20060151797 A1 US20060151797 A1 US 20060151797A1 US 32617206 A US32617206 A US 32617206A US 2006151797 A1 US2006151797 A1 US 2006151797A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- layer
- material layer
- epitaxial
- epitaxial material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
- C30B25/02—Epitaxial-layer growth
- C30B25/18—Epitaxial-layer growth characterised by the substrate
- C30B25/183—Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
-
- E—FIXED CONSTRUCTIONS
- E03—WATER SUPPLY; SEWERAGE
- E03C—DOMESTIC PLUMBING INSTALLATIONS FOR FRESH WATER OR WASTE WATER; SINKS
- E03C1/00—Domestic plumbing installations for fresh water or waste water; Sinks
- E03C1/12—Plumbing installations for waste water; Basins or fountains connected thereto; Sinks
- E03C1/26—Object-catching inserts or similar devices for waste pipes or outlets
- E03C1/266—Arrangement of disintegrating apparatus in waste pipes or outlets; Disintegrating apparatus specially adapted for installation in waste pipes or outlets
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/40—AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
- C30B29/403—AIII-nitrides
- C30B29/406—Gallium nitride
Definitions
- Example embodiments of the present invention relate to a wafer structure and epitaxial growth method for growing the same, more particularly, to a GaN epitaxial growth method.
- a substrate on which an epitaxial layer is formed using an epitaxial growth method may be bent and many crystalline defects may arise in the epitaxial layer due to lattice mismatch and/or a difference in coefficients of thermal expansion between the substrate and the epitaxial layer.
- the porous buffer layer is formed on a SiC substrate, and an epitaxial layer is formed on the porous buffer layer. Because the buffer layer is porous, it absorbs stress induced by lattice mismatch.
- the porous buffer layer may be formed using an anodization process
- a conductive substrate should be employed, thus only limited kinds of materials may be used for the substrate.
- the anodization method may be complicated and/or costly.
- Example embodiments of the present invention provide a wafer structure and epitaxial growth method for growing the same.
- Example embodiments of the present invention provide a wafer structure and a method of forming a semiconductor epitaxial layer at lower cost by more easily forming a porous buffer layer.
- an epitaxial growth method including forming a mask layer having nano-sized areas on a wafer, forming a porous layer having nano-sized pores on a surface of the wafer by etching the mask layer and a surface of the wafer, and forming an epitaxial material layer on the porous layer using an epitaxial growth process.
- a wafer structure including a substrate, a porous layer having nano-sized pores on a surface of the substrate, and an epitaxially formed material layer on the porous layer.
- an optical device including the wafer structure.
- the epitaxial material layer may be formed of a group III nitride semiconductor.
- the single crystalline wafer may be an Al 2 O 3 wafer, and the mask layer may be formed of AlN.
- the AlN mask layer may be formed using a halide or hydride vapor phase epitaxy (HVPE) process.
- the mask layer may be formed of a material having a lower etch rate than the single crystalline wafer.
- the epitaxial material layer may be formed using a vapor deposition process, for example, one of an HVPE process, a metal organic chemical vapor deposition (MOCVD), and a molecular beam epitaxy (MBE) process.
- a vapor deposition process for example, one of an HVPE process, a metal organic chemical vapor deposition (MOCVD), and a molecular beam epitaxy (MBE) process.
- MOCVD metal organic chemical vapor deposition
- MBE molecular beam epitaxy
- the epitaxial material layer may be annealed at a temperature of 850° C. or higher.
- FIGS. 1 through 4 are cross sectional views illustrating an epitaxial growth method according to an example embodiment of the present invention.
- FIG. 5 is a scanning electron microscopic (SEM) image of an Al 2 O 3 wafer having AlN dots that is obtained by a method according to an example embodiment of the present invention.
- first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the scope of example embodiments of the present invention.
- spatially relative terms such as “beneath”, “below”, “lower”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or a feature's relationship to another element or feature as illustrated in the Figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, for example, the term “below” can encompass both an orientation which is above as well as below. The device may be otherwise oriented (rotated 90 degrees or viewed or referenced at other orientations) and the spatially relative descriptors used herein should be interpreted accordingly.
- Example embodiments of the present invention are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures). As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, may be expected. Thus, example embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but may include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient (e.g., of implant concentration) at its edges rather than an abrupt change from an implanted region to a non-implanted region.
- a gradient e.g., of implant concentration
- a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation may take place.
- the regions illustrated in the figures are schematic in nature and their shapes do not necessarily illustrate the actual shape of a region of a device and do not limit the scope of the present invention.
- a mask layer 2 having nano-sized areas 2 a may be formed on the surface of a single crystalline wafer 1 , for example, an Al 2 O 3 (sapphire) wafer (hereinafter, an Al 2 O 3 wafer 1 ).
- the mask layer 2 may be formed using a known halide or hydride vapor phase epitaxy (HVPE) process.
- the Al 2 O 3 wafer 1 is loaded into a horizontal HVPE reactor, and an internal temperature of a reactor may be raised to a growth temperature of about 1050° C. Thereafter, HCl and NH 3 gas may be mixed with N 2 gas in a ratio of 1:10, and the mixture may be injected into the reactor for about 5 minutes so that AlN areas 2 a form on the Al 2 O 3 wafer 1 .
- the reactor may be cooled to a room temperature, and the Al 2 O 3 wafer 1 may be unloaded from the reactor.
- the surface roughness of the Al 2 O 3 wafer 1 on which the nano-sized areas 2 a are formed may increase from several A to several tens of ⁇ .
- a porous buffer layer 1 a may be formed on the Al 2 O 3 wafer 1 using an etching process.
- an etchant having a higher solubility with respect to the Al 2 O 3 wafer 1 than the mask layer 2 may be employed.
- portions of the Al 2 O 3 wafer 1 which are not covered with the areas 2 a , are etched at a higher rate, while the mask layer 2 is etched at a lower rate.
- the etching process may be continued until the mask layer 2 is removed and pores 1 a ′ are formed to a diameter and depth of several tens of nm.
- the porous buffer layer 1 a having nano-sized pores 1 a ′ may be formed on a surface of the Al 2 O 3 wafer 1 .
- a desired epitaxial material layer 3 may be formed on the buffer layer 1 a using a conventional epitaxial growth process.
- the Al 2 O 3 wafer 1 may be loaded into an HVPE reactor, a reaction between HCl and Ga occurs, thus generating GaCl, and a reaction between GaCl and NH 3 gas occurs, thus growing the GaN epitaxial material layer 3 to a thickness of several ⁇ m on the surface of the Al 2 O 3 wafer 1 .
- process conditions may be controlled such that epitaxial growth rate measured in a horizontal direction is higher than epitaxial growth rate measured in a vertical direction.
- the HVPE reactor may be cooled to a room temperature, and the Al 2 O 3 wafer 1 on which the GaN semiconductor epitaxial material layer 3 is grown may be unloaded from the HVPE reactor.
- the epitaxial material layer 3 may be annealed using a rapid thermal annealing (RTA) process.
- RTA rapid thermal annealing
- the Al 2 O 3 wafer 1 may be loaded in a furnace that is maintained in an NH 3 atmosphere and then annealed at a temperature of 850° C. or higher.
- a desired epitaxial material layer 3 may be formed on an Al 2 O 3 wafer 1 .
- the GaN epitaxial material layer had a defect density of about 5 ⁇ 10 7 /cm 2 that is less than a conventional defect density of 5 ⁇ 10 9 cm 2 and had about 1 ⁇ 5 of a strain stress of a conventional GaN layer.
- An optical device may be directly formed on the wafer 1 that has undergone the above-described example processes.
- the Al 2 O 3 wafer 1 may be loaded again in the HVPE reactor and another GaN epitaxial material layer may be further grown on the GaN epitaxial material layer 3 to a thickness of about 300 ⁇ m or more.
- the Al 2 O 3 wafer 1 may be removed using a known laser lift-off process, thus achieving a high-quality freestanding GaN wafer having a defect density of about 5 ⁇ 10 5 cm 2 .
- FIG. 5 is a scanning electron microscopic (SEM) image of an example Al 2 O 3 wafer having AlN dots that may be obtained by an example method of the present invention.
- the surface roughness of the Al 2 O 3 wafer measured before the AlN dots were formed was 3.16 ⁇ , whereas the surface roughness of the Al 2 O 3 wafer measured after the AlN dots were formed was 21.3 ⁇ .
- a lump on the lower right side is extraneous matter.
- a porous buffer layer may be formed on a single crystalline wafer using an etching process.
- a mask layer may be formed to obtain the porous buffer layer due to a surface reaction of the wafer. Because the porous buffer layer may be formed using an etching process, the wafer can be formed of a wide variety of materials.
- example embodiments of the present invention may reduce the defect density, stress, and/or bending degree of an epitaxial growth substrate, thus enabling formation of a higher-quality semiconductor wafer and/or increasing yield. Further, due to improvements in the above-described physical properties, it is possible to fabricate an epitaxial growth semiconductor wafer with a greater diameter.
- example embodiments of the present invention may be appropriate for a single crystalline semiconductor wafer that is formed dependent upon another substrate, for example, a group III nitride semiconductor wafer, for example, a GaN wafer.
Abstract
Description
- This application claims the benefit of Korean Patent Application No. 10-2005-0001540, filed on Jan. 7, 2005, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
- 1. Field
- Example embodiments of the present invention relate to a wafer structure and epitaxial growth method for growing the same, more particularly, to a GaN epitaxial growth method.
- 2. Description of the Related Art
- A substrate on which an epitaxial layer is formed using an epitaxial growth method may be bent and many crystalline defects may arise in the epitaxial layer due to lattice mismatch and/or a difference in coefficients of thermal expansion between the substrate and the epitaxial layer.
- Conventional art discloses a technique of using a porous buffer layer that absorbs internal stress. In this technique, the porous buffer layer is formed on a SiC substrate, and an epitaxial layer is formed on the porous buffer layer. Because the buffer layer is porous, it absorbs stress induced by lattice mismatch.
- However, because the porous buffer layer may be formed using an anodization process, a conductive substrate should be employed, thus only limited kinds of materials may be used for the substrate. Also, the anodization method may be complicated and/or costly.
- Example embodiments of the present invention provide a wafer structure and epitaxial growth method for growing the same.
- Example embodiments of the present invention provide a wafer structure and a method of forming a semiconductor epitaxial layer at lower cost by more easily forming a porous buffer layer.
- According to an example embodiment of the present invention, there is provided an epitaxial growth method including forming a mask layer having nano-sized areas on a wafer, forming a porous layer having nano-sized pores on a surface of the wafer by etching the mask layer and a surface of the wafer, and forming an epitaxial material layer on the porous layer using an epitaxial growth process.
- According to an example embodiment of the present invention, there is provided a wafer structure including a substrate, a porous layer having nano-sized pores on a surface of the substrate, and an epitaxially formed material layer on the porous layer.
- According to an example embodiment of the present invention, there is provided an optical device including the wafer structure.
- In example embodiments of the present invention, the epitaxial material layer may be formed of a group III nitride semiconductor.
- In an example embodiment, the single crystalline wafer may be an Al2O3 wafer, and the mask layer may be formed of AlN.
- In an example embodiment, the AlN mask layer may be formed using a halide or hydride vapor phase epitaxy (HVPE) process. In an example embodiment, the mask layer may be formed of a material having a lower etch rate than the single crystalline wafer.
- In an example embodiment, the epitaxial material layer may be formed using a vapor deposition process, for example, one of an HVPE process, a metal organic chemical vapor deposition (MOCVD), and a molecular beam epitaxy (MBE) process.
- In an example embodiment, the epitaxial material layer may be annealed at a temperature of 850° C. or higher.
- The above and other features and advantages of example embodiments of the present invention will become more apparent by describing in detail example embodiments thereof with reference to the attached drawings in which:
-
FIGS. 1 through 4 are cross sectional views illustrating an epitaxial growth method according to an example embodiment of the present invention; and -
FIG. 5 is a scanning electron microscopic (SEM) image of an Al2O3 wafer having AlN dots that is obtained by a method according to an example embodiment of the present invention. - Various example embodiments of the present invention will now be described more fully with reference to the accompanying drawings in which some example embodiments of the invention are shown. In the drawings, the thicknesses of layers and regions may be exaggerated for clarity.
- Detailed illustrative embodiments of the present invention are disclosed herein. However, specific structural and functional details disclosed herein are merely representative for purposes of describing example embodiments of the present invention. This invention may, however, may be embodied in many alternate forms and should not be construed as limited to only the embodiments set forth herein.
- Accordingly, while example embodiments of the invention are capable of various modifications and alternative forms, embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that there is no intent to limit example embodiments of the invention to the particular forms disclosed, but on the contrary, example embodiments of the invention are to cover all modifications, equivalents, and alternatives falling within the scope of the invention. Like numbers refer to like elements throughout the description of the figures.
- It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of example embodiments of the present invention. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. Other words used to describe the relationship between elements should be interpreted in a like fashion (e.g., “between” versus “directly between”, “adjacent” versus “directly adjacent”, etc.).
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises”, “comprising,”, “includes” and/or “including”, when used herein, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- It will be understood that when an element or layer is referred to as being “on”, “connected to” or “coupled to” another element or layer, it can be directly on, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on,” “directly connected to” or “directly coupled to” another element or layer, there are no intervening elements or layers present. Like numbers refer to like elements throughout. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- It will be understood that, although the terms first, second, third etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the scope of example embodiments of the present invention.
- Spatially relative terms, such as “beneath”, “below”, “lower”, “above”, “upper” and the like, may be used herein for ease of description to describe one element or a feature's relationship to another element or feature as illustrated in the Figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the Figures. For example, if the device in the Figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, for example, the term “below” can encompass both an orientation which is above as well as below. The device may be otherwise oriented (rotated 90 degrees or viewed or referenced at other orientations) and the spatially relative descriptors used herein should be interpreted accordingly.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes” and/or “including,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
- Also, the use of the words “compound,” “compounds,” or “compound(s),” refer to either a single compound or to a plurality of compounds. These words are used to denote one or more compounds but may also just indicate a single compound.
- Example embodiments of the present invention are described herein with reference to cross-sectional illustrations that are schematic illustrations of idealized embodiments (and intermediate structures). As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, may be expected. Thus, example embodiments of the invention should not be construed as limited to the particular shapes of regions illustrated herein but may include deviations in shapes that result, for example, from manufacturing. For example, an implanted region illustrated as a rectangle may have rounded or curved features and/or a gradient (e.g., of implant concentration) at its edges rather than an abrupt change from an implanted region to a non-implanted region. Likewise, a buried region formed by implantation may result in some implantation in the region between the buried region and the surface through which the implantation may take place. Thus, the regions illustrated in the figures are schematic in nature and their shapes do not necessarily illustrate the actual shape of a region of a device and do not limit the scope of the present invention.
- It should also be noted that in some alternative implementations, the functions/acts noted may occur out of the order noted in the FIGS. For example, two FIGS. shown in succession may in fact be executed substantially concurrently or may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which example embodiments of the present invention belong. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
- In order to more specifically describe example embodiments of the present invention, various aspects of the present invention will be described in detail with reference to the attached drawings. However, the present invention is not limited to the example embodiments described. In the figures, if a layer is formed on another layer or a substrate, it means that the layer is directly formed on another layer or a substrate, or that a third layer is interposed therebetween. In the following description, the same reference numerals denote the same elements.
- An epitaxial growth method according to example embodiments the present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which example embodiments of the invention are shown.
- Referring to
FIG. 1 , amask layer 2 having nano-sized areas 2 a (for example, dots) may be formed on the surface of a singlecrystalline wafer 1, for example, an Al2O3 (sapphire) wafer (hereinafter, an Al2O3 wafer 1). Themask layer 2 may be formed using a known halide or hydride vapor phase epitaxy (HVPE) process. - In an example embodiment, the Al2O3 wafer 1 is loaded into a horizontal HVPE reactor, and an internal temperature of a reactor may be raised to a growth temperature of about 1050° C. Thereafter, HCl and NH3 gas may be mixed with N2 gas in a ratio of 1:10, and the mixture may be injected into the reactor for about 5 minutes so that
AlN areas 2 a form on the Al2O3 wafer 1. The reactor may be cooled to a room temperature, and the Al2O3 wafer 1 may be unloaded from the reactor. - In an example embodiment, the surface roughness of the Al2O3 wafer 1 on which the nano-
sized areas 2 a are formed may increase from several A to several tens of Å. - Referring to
FIG. 2 , aporous buffer layer 1 a may be formed on the Al2O3 wafer 1 using an etching process. In order to form theporous buffer layer 1 a, an etchant having a higher solubility with respect to the Al2O3 wafer 1 than themask layer 2 may be employed. In an example embodiment, portions of the Al2O3 wafer 1, which are not covered with theareas 2 a, are etched at a higher rate, while themask layer 2 is etched at a lower rate. The etching process may be continued until themask layer 2 is removed andpores 1 a′ are formed to a diameter and depth of several tens of nm. As a result, as shown inFIG. 2 , theporous buffer layer 1 a having nano-sized pores 1 a′ may be formed on a surface of the Al2O3 wafer 1. - Referring to
FIG. 3 , a desiredepitaxial material layer 3 may be formed on thebuffer layer 1 a using a conventional epitaxial growth process. For example, in order to form theepitaxial material layer 3 using a group III nitride semiconductor, the Al2O3 wafer 1 may be loaded into an HVPE reactor, a reaction between HCl and Ga occurs, thus generating GaCl, and a reaction between GaCl and NH3 gas occurs, thus growing the GaNepitaxial material layer 3 to a thickness of several μm on the surface of the Al2O3 wafer 1. During the epitaxial growth process, process conditions may be controlled such that epitaxial growth rate measured in a horizontal direction is higher than epitaxial growth rate measured in a vertical direction. - Once the epitaxial growth process is finished, the HVPE reactor may be cooled to a room temperature, and the Al2O3 wafer 1 on which the GaN semiconductor
epitaxial material layer 3 is grown may be unloaded from the HVPE reactor. - Referring to
FIG. 4 , theepitaxial material layer 3 may be annealed using a rapid thermal annealing (RTA) process. In an example embodiment, the Al2O3 wafer 1 may be loaded in a furnace that is maintained in an NH3 atmosphere and then annealed at a temperature of 850° C. or higher. - Through the above-described example process, a desired
epitaxial material layer 3 may be formed on an Al2O3 wafer 1. - When an example GaN epitaxial material layer was formed through the above-described processes, the following example measurements were obtained. That is, the GaN epitaxial material layer had a defect density of about 5×107/cm2 that is less than a conventional defect density of 5×109 cm2 and had about ⅕ of a strain stress of a conventional GaN layer.
- An optical device may be directly formed on the
wafer 1 that has undergone the above-described example processes. Alternately, to obtain a freestanding GaN wafer, the Al2O3 wafer 1 may be loaded again in the HVPE reactor and another GaN epitaxial material layer may be further grown on the GaNepitaxial material layer 3 to a thickness of about 300 μm or more. The Al2O3 wafer 1 may be removed using a known laser lift-off process, thus achieving a high-quality freestanding GaN wafer having a defect density of about 5×105 cm2. -
FIG. 5 is a scanning electron microscopic (SEM) image of an example Al2O3 wafer having AlN dots that may be obtained by an example method of the present invention. The surface roughness of the Al2O3 wafer measured before the AlN dots were formed was 3.16 Å, whereas the surface roughness of the Al2O3 wafer measured after the AlN dots were formed was 21.3 Å. InFIG. 5 , a lump on the lower right side is extraneous matter. - According to example embodiments of the present invention, a porous buffer layer may be formed on a single crystalline wafer using an etching process. In particular, a mask layer may be formed to obtain the porous buffer layer due to a surface reaction of the wafer. Because the porous buffer layer may be formed using an etching process, the wafer can be formed of a wide variety of materials.
- Also, example embodiments of the present invention may reduce the defect density, stress, and/or bending degree of an epitaxial growth substrate, thus enabling formation of a higher-quality semiconductor wafer and/or increasing yield. Further, due to improvements in the above-described physical properties, it is possible to fabricate an epitaxial growth semiconductor wafer with a greater diameter.
- In addition, example embodiments of the present invention may be appropriate for a single crystalline semiconductor wafer that is formed dependent upon another substrate, for example, a group III nitride semiconductor wafer, for example, a GaN wafer.
- While the present invention has been particularly shown and described with reference to example embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/382,329 US8475588B2 (en) | 2005-01-07 | 2009-03-13 | Wafer structure and epitaxial growth method for growing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2005-0001540 | 2005-01-07 | ||
KR1020050001540A KR100682879B1 (en) | 2005-01-07 | 2005-01-07 | Epitaxial growth method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/382,329 Division US8475588B2 (en) | 2005-01-07 | 2009-03-13 | Wafer structure and epitaxial growth method for growing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060151797A1 true US20060151797A1 (en) | 2006-07-13 |
Family
ID=36652408
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/326,172 Abandoned US20060151797A1 (en) | 2005-01-07 | 2006-01-06 | Wafer structure and epitaxial growth method for growing the same |
US12/382,329 Expired - Fee Related US8475588B2 (en) | 2005-01-07 | 2009-03-13 | Wafer structure and epitaxial growth method for growing the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/382,329 Expired - Fee Related US8475588B2 (en) | 2005-01-07 | 2009-03-13 | Wafer structure and epitaxial growth method for growing the same |
Country Status (4)
Country | Link |
---|---|
US (2) | US20060151797A1 (en) |
JP (1) | JP5469792B2 (en) |
KR (1) | KR100682879B1 (en) |
CN (1) | CN100418191C (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008140254A1 (en) * | 2007-05-14 | 2008-11-20 | Ninex Co., Ltd. | Method of manufacturing semiconductor substrate having gan layer |
US20090174038A1 (en) * | 2007-01-19 | 2009-07-09 | Wang Nang Wang | Production of single-crystal semiconductor material using a nanostructure template |
GB2446471B (en) * | 2007-02-09 | 2010-06-02 | Univ Bath | Production of semiconductor devices |
US20100314717A1 (en) * | 2009-06-10 | 2010-12-16 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US20100314661A1 (en) * | 2009-06-10 | 2010-12-16 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, method of fabricating the same, semiconductor device, and method of fabricating the same |
US20110018104A1 (en) * | 2008-01-16 | 2011-01-27 | Toru Nagashima | METHOD FOR PRODUCING A LAMINATED BODY HAVING Al-BASED GROUP-III NITRIDE SINGLE CRYSTAL LAYER, LAMINATED BODY PRODUCED BY THE METHOD, METHOD FOR PRODUCING Al-BASED GROUP-III NITRIDE SINGLE CRYSTAL SUBSTRATE EMPLOYING THE LAMINATED BODY, AND ALUMINUM NITRIDE SINGLE CRYSTAL SUBSTRATE |
US20110053303A1 (en) * | 2009-08-26 | 2011-03-03 | Seoul Opto Device Co., Ltd. | Method of fabricating semiconductor substrate and method of fabricating light emitting device |
US20110151647A1 (en) * | 2009-06-10 | 2011-06-23 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US20110193236A1 (en) * | 2010-02-10 | 2011-08-11 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US20130178049A1 (en) * | 2011-10-21 | 2013-07-11 | Lumigntech Co., Ltd. | Method of manufacturing substrate |
CN103247516A (en) * | 2012-02-08 | 2013-08-14 | 郭磊 | Semiconductor structure and forming method thereof |
CN103247724A (en) * | 2012-02-08 | 2013-08-14 | 郭磊 | Semiconductor structure and forming method thereof |
CN103378227A (en) * | 2012-04-27 | 2013-10-30 | 南亚光电股份有限公司 | Method for forming patterned sapphire substrate |
US20140061860A1 (en) * | 2012-08-28 | 2014-03-06 | Formosa Epitaxy Incorporated | Compound semiconductor device and method of fabricating the same |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100695117B1 (en) * | 2005-10-25 | 2007-03-14 | 삼성코닝 주식회사 | Fabrication method of gan |
JP4672753B2 (en) * | 2007-05-25 | 2011-04-20 | エー・イー・テック株式会社 | GaN-based nitride semiconductor free-standing substrate manufacturing method |
WO2008146699A1 (en) * | 2007-05-25 | 2008-12-04 | Tohoku University | Method for manufacturing gan-based nitride semiconductor self-supporting substrate |
CN101409229B (en) * | 2007-10-12 | 2012-01-04 | 台达电子工业股份有限公司 | Epitaxial substrate and manufacturing method thereof, and method for manufacturing LED device |
JP5324110B2 (en) * | 2008-01-16 | 2013-10-23 | 国立大学法人東京農工大学 | Laminated body and method for producing the same |
KR100990639B1 (en) | 2008-05-19 | 2010-10-29 | 삼성엘이디 주식회사 | Method for manufacturing of wafer |
KR101106149B1 (en) * | 2009-08-26 | 2012-01-20 | 서울옵토디바이스주식회사 | Method of fabricating semiconductor substarte and method of fabricating light emitting device |
CN102263175A (en) * | 2010-05-26 | 2011-11-30 | 北京北方微电子基地设备工艺研究中心有限责任公司 | LED (light-emitting diode) substrate and manufacturing method thereof |
US8980730B1 (en) | 2010-09-14 | 2015-03-17 | Stc.Unm | Selective nanoscale growth of lattice mismatched materials |
TWI473283B (en) | 2011-09-21 | 2015-02-11 | Nat Univ Tsing Hua | Wafer with high rupture resistance |
CN103011066B (en) * | 2011-09-21 | 2014-03-19 | 叶哲良 | Chip |
TWI515780B (en) * | 2011-09-21 | 2016-01-01 | 中美矽晶製品股份有限公司 | Wafer processing method |
KR102311677B1 (en) | 2014-08-13 | 2021-10-12 | 삼성전자주식회사 | Semiconductor device and method of manufacturing the same |
CN106397225A (en) * | 2016-09-04 | 2017-02-15 | 王际菊 | Preparation method of chiral compound |
KR102386031B1 (en) * | 2019-12-31 | 2022-04-12 | 유영조 | Crystal growth method |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6579359B1 (en) * | 1999-06-02 | 2003-06-17 | Technologies And Devices International, Inc. | Method of crystal growth and resulted structures |
US20030207125A1 (en) * | 1999-10-22 | 2003-11-06 | Nec Corporation | Base substrate for crystal growth and manufacturing method of substrate by using the same |
US20040183090A1 (en) * | 2003-03-20 | 2004-09-23 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing group III nitride substrate and semiconductor device |
US6844569B1 (en) * | 2003-12-20 | 2005-01-18 | Samsung Electro-Mechanics Co., Ltd. | Fabrication method of nitride-based semiconductors and nitride-based semiconductor fabricated thereby |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4032370A (en) * | 1976-02-11 | 1977-06-28 | International Audio Visual, Inc. | Method of forming an epitaxial layer on a crystalline substrate |
US5445897A (en) * | 1989-11-22 | 1995-08-29 | Mitsubishi Kasei Polytec Company | Epitaxial wafer and process for producing the same |
JPH07202164A (en) * | 1993-12-28 | 1995-08-04 | Furukawa Electric Co Ltd:The | Manufacture of semiconductor micro-structure |
DE19824142A1 (en) * | 1998-05-29 | 1999-12-09 | Siemens Ag | Process for etching layers soluble in hydrogen fluoride |
TW417315B (en) * | 1998-06-18 | 2001-01-01 | Sumitomo Electric Industries | GaN single crystal substrate and its manufacture method of the same |
JP2002161000A (en) * | 2000-11-22 | 2002-06-04 | Otts:Kk | Method for producing gallium nitride single crystal |
JP4015849B2 (en) * | 2001-01-29 | 2007-11-28 | 松下電器産業株式会社 | Manufacturing method of nitride semiconductor substrate |
JP2004059325A (en) * | 2001-07-04 | 2004-02-26 | Fuji Photo Film Co Ltd | Method for manufacturing substrate for semiconductor device, substrate for semiconductor device, and semiconductor device |
JP2003022973A (en) * | 2001-07-06 | 2003-01-24 | Sanyo Electric Co Ltd | Nitride system semiconductor device and method of forming it |
JP3785970B2 (en) * | 2001-09-03 | 2006-06-14 | 日本電気株式会社 | Method for manufacturing group III nitride semiconductor device |
JP4131101B2 (en) * | 2001-11-28 | 2008-08-13 | 日亜化学工業株式会社 | Method of manufacturing nitride semiconductor device |
JP4331906B2 (en) * | 2001-12-26 | 2009-09-16 | 日本碍子株式会社 | Method for producing group III nitride film |
JP4088111B2 (en) | 2002-06-28 | 2008-05-21 | 日立電線株式会社 | Porous substrate and manufacturing method thereof, GaN-based semiconductor multilayer substrate and manufacturing method thereof |
WO2005024952A2 (en) * | 2003-09-05 | 2005-03-17 | The University Of North Carolina At Charlotte | Quantum dot optoelectronic devices with nanoscale epitaxial overgrowth and methods of manufacture |
KR20050051169A (en) | 2003-11-27 | 2005-06-01 | 엄장필 | Method for disk allocation in mail system |
JP2005202164A (en) | 2004-01-15 | 2005-07-28 | Omron Corp | Optical fiber holding member and its manufacturing method |
-
2005
- 2005-01-07 KR KR1020050001540A patent/KR100682879B1/en not_active IP Right Cessation
- 2005-12-15 CN CNB2005101316159A patent/CN100418191C/en not_active Expired - Fee Related
- 2005-12-27 JP JP2005376483A patent/JP5469792B2/en not_active Expired - Fee Related
-
2006
- 2006-01-06 US US11/326,172 patent/US20060151797A1/en not_active Abandoned
-
2009
- 2009-03-13 US US12/382,329 patent/US8475588B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6579359B1 (en) * | 1999-06-02 | 2003-06-17 | Technologies And Devices International, Inc. | Method of crystal growth and resulted structures |
US20030207125A1 (en) * | 1999-10-22 | 2003-11-06 | Nec Corporation | Base substrate for crystal growth and manufacturing method of substrate by using the same |
US20040183090A1 (en) * | 2003-03-20 | 2004-09-23 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing group III nitride substrate and semiconductor device |
US6844569B1 (en) * | 2003-12-20 | 2005-01-18 | Samsung Electro-Mechanics Co., Ltd. | Fabrication method of nitride-based semiconductors and nitride-based semiconductor fabricated thereby |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090174038A1 (en) * | 2007-01-19 | 2009-07-09 | Wang Nang Wang | Production of single-crystal semiconductor material using a nanostructure template |
GB2445807B (en) * | 2007-01-19 | 2009-11-11 | Univ Bath | Production of a single-crystal semiconductor material using a nanostructure template |
US8828849B2 (en) | 2007-01-19 | 2014-09-09 | Nanogan Limited | Production of single-crystal semiconductor material using a nanostructure template |
GB2446471B (en) * | 2007-02-09 | 2010-06-02 | Univ Bath | Production of semiconductor devices |
WO2008140254A1 (en) * | 2007-05-14 | 2008-11-20 | Ninex Co., Ltd. | Method of manufacturing semiconductor substrate having gan layer |
US20110018104A1 (en) * | 2008-01-16 | 2011-01-27 | Toru Nagashima | METHOD FOR PRODUCING A LAMINATED BODY HAVING Al-BASED GROUP-III NITRIDE SINGLE CRYSTAL LAYER, LAMINATED BODY PRODUCED BY THE METHOD, METHOD FOR PRODUCING Al-BASED GROUP-III NITRIDE SINGLE CRYSTAL SUBSTRATE EMPLOYING THE LAMINATED BODY, AND ALUMINUM NITRIDE SINGLE CRYSTAL SUBSTRATE |
US8860183B2 (en) | 2009-06-10 | 2014-10-14 | Seoul Viosys Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US20100314661A1 (en) * | 2009-06-10 | 2010-12-16 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, method of fabricating the same, semiconductor device, and method of fabricating the same |
US20110151647A1 (en) * | 2009-06-10 | 2011-06-23 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US9425347B2 (en) | 2009-06-10 | 2016-08-23 | Seoul Viosys Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US9006084B2 (en) | 2009-06-10 | 2015-04-14 | Seoul Viosys Co., Ltd. | Method of preparing semiconductor layer including cavities |
US9773940B2 (en) | 2009-06-10 | 2017-09-26 | Seoul Viosys Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US8294183B2 (en) | 2009-06-10 | 2012-10-23 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, method of fabricating the same, semiconductor device, and method of fabricating the same |
US20100314717A1 (en) * | 2009-06-10 | 2010-12-16 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US8481411B2 (en) | 2009-06-10 | 2013-07-09 | Seoul Opto Device Co., Ltd. | Method of manufacturing a semiconductor substrate having a cavity |
US9202685B2 (en) | 2009-06-10 | 2015-12-01 | Seoul Viosys Co., Ltd. | Method of manufacturing a compound semiconductor substrate in a flattened growth substrate |
US10128403B2 (en) | 2009-06-10 | 2018-11-13 | Seoul Viosys Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US20110053303A1 (en) * | 2009-08-26 | 2011-03-03 | Seoul Opto Device Co., Ltd. | Method of fabricating semiconductor substrate and method of fabricating light emitting device |
US8609449B2 (en) | 2009-08-26 | 2013-12-17 | Seoul Opto Device Co., Ltd. | Method of fabricating semiconductor substrate and method of fabricating light emitting device |
US8329488B2 (en) | 2009-08-26 | 2012-12-11 | Seoul Opto Device Co., Ltd. | Method of fabricating semiconductor substrate and method of fabricating light emitting device |
US8183075B2 (en) | 2009-08-26 | 2012-05-22 | Seoul Opto Device Co., Ltd. | Method of fabricating semiconductor substrate and method of fabricating light emitting device |
US8026119B2 (en) | 2009-08-26 | 2011-09-27 | Seoul Opto Device Co., Ltd. | Method of fabricating semiconductor substrate and method of fabricating light emitting device |
US8564134B2 (en) | 2010-02-10 | 2013-10-22 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US20110193236A1 (en) * | 2010-02-10 | 2011-08-11 | Seoul Opto Device Co., Ltd. | Semiconductor substrate, semiconductor device, and manufacturing methods thereof |
US20130178049A1 (en) * | 2011-10-21 | 2013-07-11 | Lumigntech Co., Ltd. | Method of manufacturing substrate |
US8853064B2 (en) * | 2011-10-21 | 2014-10-07 | Lumigntech Co., Ltd. | Method of manufacturing substrate |
CN103247724A (en) * | 2012-02-08 | 2013-08-14 | 郭磊 | Semiconductor structure and forming method thereof |
CN103247516A (en) * | 2012-02-08 | 2013-08-14 | 郭磊 | Semiconductor structure and forming method thereof |
CN103378227A (en) * | 2012-04-27 | 2013-10-30 | 南亚光电股份有限公司 | Method for forming patterned sapphire substrate |
US9142621B2 (en) * | 2012-08-28 | 2015-09-22 | Formosa Epitaxy Incorporation | Compound semiconductor device and method of fabricating the same |
US9583573B2 (en) * | 2012-08-28 | 2017-02-28 | Epistar Corporation | Compound semiconductor device and method of fabricating the same |
US20150053997A1 (en) * | 2012-08-28 | 2015-02-26 | Formosa Epitaxy Incorporation | Compound semiconductor device and method of fabricating the same |
US20140061860A1 (en) * | 2012-08-28 | 2014-03-06 | Formosa Epitaxy Incorporated | Compound semiconductor device and method of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
KR20060081107A (en) | 2006-07-12 |
KR100682879B1 (en) | 2007-02-15 |
CN100418191C (en) | 2008-09-10 |
JP2006191074A (en) | 2006-07-20 |
US8475588B2 (en) | 2013-07-02 |
CN1812053A (en) | 2006-08-02 |
US20090181525A1 (en) | 2009-07-16 |
JP5469792B2 (en) | 2014-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8475588B2 (en) | Wafer structure and epitaxial growth method for growing the same | |
US7407865B2 (en) | Epitaxial growth method | |
US7435666B2 (en) | Epitaxial growth method | |
KR101380717B1 (en) | Semi-conductor substrate and method and masking layer for producing a free-standing semi-conductor substrate by means of hydride-gas phase epitaxy | |
US7462893B2 (en) | Method of fabricating GaN | |
JP5908853B2 (en) | III-N substrate manufacturing method | |
JP2005320237A (en) | NON-POLAR SINGLE CRYSTALLINE a-PLANE NITRIDE SEMICONDUCTOR WAFER AND ITS MANUFACTURING METHOD | |
US8969178B2 (en) | Method of manufacturing large area gallium nitride substrate | |
KR100571225B1 (en) | Method for growing nitride compound semiconductor | |
JP2001274093A (en) | Semiconductor base and its manufacturing method | |
US9337021B2 (en) | Thin film structure and method of fabricating the same | |
US9923050B2 (en) | Semiconductor wafer and a method for producing the semiconductor wafer | |
CN111052306B (en) | Substrate and method for producing the same | |
JP2005136200A (en) | Nitride semiconductor crystalline layer, manufacturing method therefor, and substrate for manufacturing the same | |
KR19990049361A (en) | GAN single crystal manufacturing method | |
KR100839224B1 (en) | Method for manufacturing thick film of gan | |
Lipski | Structured SiN-masks for Self Separation of Full 2”-GaN Wafers by Hydride Vapor Phase Epitaxy | |
KR20120073045A (en) | Method for growing thin film in semiconductor and the same grown by it |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG CORNING CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, SUNG-SOO;REEL/FRAME:017444/0641 Effective date: 20051221 |
|
AS | Assignment |
Owner name: SAMSUNG CORNING CO., LTD., KOREA, REPUBLIC OF Free format text: MERGER;ASSIGNOR:SAMSUNG CORNING PRECISION GLASS CO., LTD.;REEL/FRAME:020624/0240 Effective date: 20080103 Owner name: SAMSUNG CORNING CO., LTD.,KOREA, REPUBLIC OF Free format text: MERGER;ASSIGNOR:SAMSUNG CORNING PRECISION GLASS CO., LTD.;REEL/FRAME:020624/0240 Effective date: 20080103 |
|
AS | Assignment |
Owner name: SAMSUNG CORNING PRECISION GLASS CO., LTD., KOREA, Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE/ASSIGNOR PREVIOUSLY RECORDED ON REEL 020624 FRAME 0240. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER.;ASSIGNOR:SAMSUNG CORNING CO., LTD.;REEL/FRAME:020956/0832 Effective date: 20080306 Owner name: SAMSUNG CORNING PRECISION GLASS CO., LTD.,KOREA, R Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE/ASSIGNOR PREVIOUSLY RECORDED ON REEL 020624 FRAME 0240. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:SAMSUNG CORNING CO., LTD.;REEL/FRAME:020956/0832 Effective date: 20080306 Owner name: SAMSUNG CORNING PRECISION GLASS CO., LTD., KOREA, Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE/ASSIGNOR PREVIOUSLY RECORDED ON REEL 020624 FRAME 0240. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:SAMSUNG CORNING CO., LTD.;REEL/FRAME:020956/0832 Effective date: 20080306 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |