US20060171200A1 - Memory using mixed valence conductive oxides - Google Patents

Memory using mixed valence conductive oxides Download PDF

Info

Publication number
US20060171200A1
US20060171200A1 US11/095,026 US9502605A US2006171200A1 US 20060171200 A1 US20060171200 A1 US 20060171200A1 US 9502605 A US9502605 A US 9502605A US 2006171200 A1 US2006171200 A1 US 2006171200A1
Authority
US
United States
Prior art keywords
memory
electrical device
memory element
terminal electrical
normal operation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/095,026
Inventor
Darrell Rinerson
Christophe Chevallier
Wayne Kinney
Roy Lambertson
Steven Longcor
John Sanchez
Lawrence Schloss
Philip Swab
Edmond Ward
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unity Semiconductor Corp
Original Assignee
Unity Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/773,549 external-priority patent/US7082052B2/en
Priority claimed from US10/934,951 external-priority patent/US7538338B2/en
Application filed by Unity Semiconductor Corp filed Critical Unity Semiconductor Corp
Priority to US11/095,026 priority Critical patent/US20060171200A1/en
Priority to EP10182254A priority patent/EP2284840A3/en
Priority to CN200580038024.5A priority patent/CN101057298B/en
Priority to JP2007530487A priority patent/JP2008512857A/en
Priority to EP05794930A priority patent/EP1800314A2/en
Priority to CN2012101934211A priority patent/CN102694122A/en
Priority to KR1020077005463A priority patent/KR20070047341A/en
Priority to PCT/US2005/031913 priority patent/WO2006029228A2/en
Assigned to UNITY SEMICONDUCTOR CORPORATION reassignment UNITY SEMICONDUCTOR CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RINERSON, DARRELL, SWAB, PHILIP F.S., WARD, EDMOND R., LAMBERTSON, ROY, SCHLOSS, LAWRENCE, KINNEY, WAYNE, CHEVALLIER, CHRISTOPHE J., LONGCOR, STEVEN W., SANCHEZ, JR., JOHN E.
Publication of US20060171200A1 publication Critical patent/US20060171200A1/en
Priority to US12/004,292 priority patent/US8020132B2/en
Priority to US12/069,105 priority patent/US9058300B2/en
Assigned to GOLD HILL CAPITAL reassignment GOLD HILL CAPITAL SECURITY AGREEMENT Assignors: UNITY SEMICONDUCTOR CORPORATION
Priority to US12/456,627 priority patent/US20090303772A1/en
Priority to US12/456,677 priority patent/US20090303773A1/en
Assigned to UNITY SEMICONDUCTOR CORPORATION reassignment UNITY SEMICONDUCTOR CORPORATION CORRECTIVE ASSIGNMENT TO CORRECT THE INVENTORSHIP. STEVEN W. LONGCOR TO BE DELETED AS AN INVENTOR. PREVIOUSLY RECORDED ON REEL 016530 FRAME 0662. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT.. Assignors: KINNEY, WAYNE, CHEVALLIER, CHRISTOPHE, SANCHEZ, JOHN E., JR., SCHLOSS, LAWRENCE, SWAB, PHILLIP F.S., WARD, EDMOND R., LAMBERTSON, ROY, RINERSON, DARRELL
Priority to US13/224,173 priority patent/US8141021B2/en
Priority to US13/329,063 priority patent/US20120087174A1/en
Priority to US13/425,256 priority patent/US8347254B2/en
Assigned to UNITY SEMICONDUCTOR, INC. reassignment UNITY SEMICONDUCTOR, INC. RELEASE Assignors: GOLD HILL CAPITAL, SILICON VALLEY BANK
Priority to JP2012175072A priority patent/JP2012238893A/en
Priority to US14/024,946 priority patent/US8929126B2/en
Priority to US14/150,521 priority patent/US8988930B2/en
Priority to US14/453,982 priority patent/US9484533B2/en
Priority to US14/463,518 priority patent/US9159913B2/en
Priority to US14/476,632 priority patent/US9129668B2/en
Priority to US14/526,894 priority patent/US10002646B2/en
Priority to US14/568,025 priority patent/US9401202B2/en
Priority to US14/624,891 priority patent/US9299427B2/en
Priority to US14/685,342 priority patent/US9378825B2/en
Priority to US14/827,292 priority patent/US9384806B2/en
Priority to US14/844,805 priority patent/US9831425B2/en
Priority to US15/052,627 priority patent/US9514811B2/en
Priority to US15/181,161 priority patent/US9715910B2/en
Priority to US15/197,482 priority patent/US9870809B2/en
Priority to US15/213,756 priority patent/US9720611B2/en
Priority to US15/338,857 priority patent/US9818799B2/en
Priority to US15/366,293 priority patent/US9767899B2/en
Priority to US15/797,452 priority patent/US10224480B2/en
Priority to US16/262,841 priority patent/US10680171B2/en
Priority to US16/864,051 priority patent/US11063214B2/en
Priority to US17/194,609 priority patent/US11672189B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • G11C16/02Erasable programmable read-only memories electrically programmable
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/42Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using opto-electronic devices, i.e. light-emitting and photoelectric devices electrically- or optically- coupled or feedback-coupled
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5685Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using storage elements comprising metal oxide memory material, e.g. perovskites
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0007Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009RRAM elements whose operation depends upon chemical change
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/004Reading or sensing circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B63/00Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/30Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B63/00Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
    • H10B63/80Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
    • H10B63/84Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/011Manufacture or treatment of multistable switching devices
    • H10N70/021Formation of the switching material, e.g. layer deposition
    • H10N70/026Formation of the switching material, e.g. layer deposition by physical vapor deposition, e.g. sputtering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/24Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/20Multistable switching devices, e.g. memristors
    • H10N70/24Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
    • H10N70/245Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/821Device geometry
    • H10N70/826Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/821Device geometry
    • H10N70/828Current flow limiting means within the switching material region, e.g. constrictions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/841Electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/883Oxides or nitrides
    • H10N70/8833Binary metal oxides, e.g. TaOx
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N70/00Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
    • H10N70/801Constructional details of multistable switching devices
    • H10N70/881Switching materials
    • H10N70/883Oxides or nitrides
    • H10N70/8836Complex metal oxides, e.g. perovskites, spinels
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/004Reading or sensing circuits or methods
    • G11C2013/0045Read using current through the cell
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/004Reading or sensing circuits or methods
    • G11C2013/005Read using potential difference applied between cell electrodes
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • G11C2013/009Write using potential difference applied between cell electrodes
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/10Resistive cells; Technology aspects
    • G11C2213/11Metal ion trapping, i.e. using memory material including cavities, pores or spaces in form of tunnels or channels wherein metal ions can be trapped but do not react and form an electro-deposit creating filaments or dendrites
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/30Resistive cell, memory material aspects
    • G11C2213/31Material having complex metal oxide, e.g. perovskite structure
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/30Resistive cell, memory material aspects
    • G11C2213/32Material having simple binary metal oxide structure
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/50Resistive cell structure aspects
    • G11C2213/53Structure wherein the resistive material being in a transistor, e.g. gate
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/50Resistive cell structure aspects
    • G11C2213/54Structure including a tunneling barrier layer, the memory effect implying the modification of tunnel barrier conductivity
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/50Resistive cell structure aspects
    • G11C2213/56Structure including two electrodes, a memory active layer and a so called passive or source or reservoir layer which is NOT an electrode, wherein the passive or source or reservoir layer is a source of ions which migrate afterwards in the memory active layer to be only trapped there, to form conductive filaments there or to react with the material of the memory active layer in redox way
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/71Three dimensional array
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2213/00Indexing scheme relating to G11C13/00 for features not covered by this group
    • G11C2213/70Resistive array aspects
    • G11C2213/79Array wherein the access device being a transistor

Definitions

  • the present invention relates to computer memory and more specifically to non-volatile memory.
  • Memory can either be classified as volatile or nonvolatile. Volatile memory is memory that loses its contents when the power is turned off. In contrast, non-volatile memory does not require a continuous power supply to retain information. Most non-volatile memories use solid-state memory devices as memory elements.
  • the evaporated dielectric may contain voids and departures from stoichiometry.
  • resulting filaments through the dielectric carry sufficient current, they rupture to leave a metal island structure embedded in the dielectric. Electronic conduction is possible through this structure by activating tunneling.”
  • CMOs conductive metal oxides
  • U.S. Pat. No. 6,204,139 issued Mar. 20, 2001 to Liu et al., incorporated herein by reference for all purposes, describes some perovskite materials that exhibit memory characteristics.
  • the perovskite materials are also described by the same researchers in “Electric-pulse-induced reversible resistance change effect in magnetoresistive films,” Applied Physics Letters, Vol. 76, No.
  • resistive cross point memory devices are disclosed along with methods of manufacture and use.
  • the memory device comprises an active layer of perovskite material interposed between upper electrodes and lower electrodes.
  • FIG. 1A depicts a perspective view of an exemplary cross point memory array employing a single layer of memory
  • FIG. 1B depicts a perspective view of an exemplary stacked cross point memory array employing four layer of memory
  • FIG. 2A depicts a plan view of selection of a memory cell in the cross point array depicted in FIG. 1A ;
  • FIG. 2B depicts a perspective view of the boundaries of the selected memory cell depicted in FIG. 2A ;
  • FIG. 3 depicts a generalized cross-sectional representation of a memory cell that can be used in a transistor memory array
  • FIG. 4A depicts a block diagram of a representative implementation of an exemplary 1 MB memory
  • FIG. 4B depicts a block diagram of an exemplary memory that includes sensing circuits that are capable of reading multiple bits
  • FIG. 5A depicts a block diagram representing the basic components of one embodiment of a memory element
  • FIG. 5B depicts a block diagram of the memory element of FIG. 5A in a two-terminal memory cell
  • FIG. 5C depicts a block diagram of the memory element of FIG. 5A in a three-terminal memory cell
  • FIG. 6A depicts a block diagram of the memory cell of FIG. 5B where oxygen movement results in a low conductivity oxide
  • FIG. 6B depicts a block diagram of the memory cell of FIG. 5B where a low conductivity oxide is self-limiting
  • FIG. 7 depicts a block diagram of a two-terminal memory cell using another memory element embodiment
  • FIG. 8A depicts a block diagram of the memory cell of FIG. 7 where a low conductivity region is created in a mixed valence oxide
  • FIG. 8B depicts a block diagram of the memory cell of FIG. 8A that includes an oxygen repository.
  • Nonvolatile memory requires three terminal MOSFET-based devices.
  • the layout of such devices is not ideal, usually requiring an area of at least 8 f 2 for each memory cell, where f is the minimum feature size.
  • not all memory elements require three terminals. If, for example, a memory element is capable of changing its electrical properties (e.g., resistivity) in response to a voltage pulse, only two terminals are required. With only two terminals, a cross point array layout that allows a single cell to be fabricated to a size of 4 f 2 can be utilized.
  • FIG. 1A depicts a perspective view of an exemplary cross point memory array 100 employing a single layer of memory.
  • a bottom layer of x-direction conductive array lines 105 is orthogonal to a top layer of y-direction conductive array lines 110 .
  • the x-direction conductive array lines 105 act as a first terminal and the y-direction conductive array lines 110 act as a second terminal to a plurality of memory plugs 115 , which are located at the intersections of the conductive array lines 105 and 110 .
  • the conductive array lines 105 and 110 are used to both deliver a voltage pulse to the memory plugs 115 and carry current through the memory plugs 115 in order to determine their resistive states.
  • Conductive array line layers 105 and 110 can generally be constructed of any conductive material, such as aluminum, copper, tungsten or certain ceramics. Depending upon the material, a conductive array line would typically cross between 64 and 8192 perpendicular conductive array lines. Fabrication techniques, feature size and resistivity of material may allow for shorter or longer lines. Although the x-direction and y-direction conductive array lines can be of equal lengths (forming a square cross point array) they can also be of unequal lengths (forming a rectangular cross point array), which may be useful if they are made from different materials with different resistivities.
  • FIG. 2A illustrates selection of a memory cell 205 in the cross point array 100 .
  • the point of intersection between a single x-direction conductive array line 210 and a single y-direction conductive array line 215 uniquely identifies the single memory cell 205 .
  • FIG. 2B illustrates the boundaries of the selected memory cell 205 .
  • the memory cell is a repeatable unit that can be theoretically extended in one, two or even three dimensions.
  • One method of repeating the memory cells in the z-direction is to use both the bottom and top surfaces of conductive array lines 105 and 110 , creating a stacked cross point array.
  • FIG. 1B depicts an exemplary stacked cross point array 150 employing four memory layers 155 , 160 , 165 , and 170 .
  • the memory layers are sandwiched between alternating layers of x-direction conductive array lines 175 , 180 and 185 and y-direction conductive array lines 190 and 195 such that each memory layer 155 , 160 , 165 , and 170 is associated with only one x-direction conductive array line layer and one y-direction conductive array line layer.
  • top conductive array line layer 185 and bottom conductive array line layer 175 are only used to supply voltage to a single memory layer 155 and 170
  • the other conductive array line layers 180 , 190 , and 195 can be used to supply voltage to both a top and a bottom memory layer 155 , 160 , 165 , or 170 .
  • the repeatable cell that makes up the cross point array 100 can be considered to be a memory plug 255 , plus 1 ⁇ 2 of the space around the memory plug, plus 1 ⁇ 2 of an x-direction conductive array line 210 and 1 ⁇ 2 of a y-direction conductive array line 215 .
  • 1 ⁇ 2 of a conductive array line is merely a theoretical construct, since a conductive array line would generally be fabricated to the same width, regardless of whether one or both surfaces of the conductive array line was used. Accordingly, the very top and very bottom layers of conductive array lines (which use only one surface) would typically be fabricated to the same size as all other layers of conductive array lines.
  • the cross point array is not the only type of memory array that can be used with a two-terminal memory element.
  • a two-dimensional transistor memory array can incorporate a two-terminal memory element. While the memory element in such an array would be a two-terminal device, the entire memory cell would be a three-terminal device.
  • FIG. 3 is a generalized diagrammatic representation of a memory cell 300 that can be used in a transistor memory array.
  • Each memory cell 300 includes a transistor 305 and a memory plug 310 .
  • the transistor 305 is used to permit current from the data line 315 to access the memory plug 310 when an appropriate voltage is applied to the select line 320 , which is also the transistor's gate.
  • the reference line 325 might span two cells if the adjacent cells are laid out as the mirror images of each other.
  • FIG. 4A is a block diagram of a representative implementation of an exemplary 1 MB memory 400 A. Physical layouts might differ, but each memory bit block 405 can be formed on a separate portion of a semiconductor substrate.
  • Input signals into the memory 400 A can include an address bus 430 , a control bus 440 , some power supplies 450 (typically Vcc and ground—the other signals of bus 450 can be internally generated by the 1 MB memory 400 A), and a data bus 460 .
  • the control bus 440 typically includes signals to select the chip, to signal whether a read or write operation should be performed, and to enable the output buffers when the chip is in read mode.
  • the address bus 430 specifies which location in the memory array is accessed—some addresses going to the X block 470 (typically including a predecoder and an X-decoder) to select one line out of the horizontal array lines.
  • the other addresses go to a Y block 480 (typically including a predecoder and a Y-decoder) to apply the appropriate voltage on specific vertical lines.
  • Each memory bit block 405 operates on one line of the memory chip data bus 460 .
  • FIG. 4B is a block diagram of an exemplary memory 400 B that includes sensing circuits 415 that are capable of reading multiple bits.
  • the simultaneous reading of multiple bits involves sensing current from multiple y-lines simultaneously.
  • the data is applied from the data bus 460 to the input buffers and data drivers 490 to the selected vertical lines, or bit lines.
  • binary information when binary information is sent to the memory chip 400 B, it is typically stored in latch circuits within the circuits 495 .
  • each y-line can either have an associated driver circuit or a group of y-lines can share a single driver circuit if the non-selected lines in the group do not cause the unselected memory plugs to experience any change in resistance, typically by holding the non-selected lines to a constant voltage.
  • the page register may include 8 latches, in which case the y-block would decode 1 out of 128 y-lines and connect the selected lines to block 495 .
  • the driver circuit then writes the 1 or 0 to the appropriate memory plug. The writing can be performed in multiple cycles.
  • all the 1s can be written during a first cycle and all the 0s can be written during a second cycle.
  • certain memory plugs can have multiple stable distinct resistive states. With such multi-level resistance memory plugs, driver circuits could program, for example, states of 00, 01, 10 or 11 by varying write voltage magnitude or pulse length.
  • such an architecture can be expanded to create a memory where one array handles all the bits of the data bus, as opposed to having multiple arrays, or memory bit blocks as described above.
  • the data bus, or memory data organization, also called data width is 16-bit wide
  • the y-block of one cross point array can be made to decode 16 lines simultaneously.
  • Each memory plug contains layers of materials that may be desirable for fabrication or functionality. For example, a non-ohmic characteristic that exhibit a very high resistance regime for a certain range of voltages (V NO ⁇ to V NO+ ) and a very low resistance regime for voltages above and below that range might be desirable. In a cross point array, a non-ohmic characteristic could prevent leakage during reads and writes if half of both voltages were within the range of voltages V NO ⁇ to V NO+ . If each conductive array line carried 1 ⁇ 2 V W , the current path would be the memory plug at the intersection of the two conductive array lines that each carried 1 ⁇ 2 V W . The other memory plugs would exhibit such high resistances from the non-ohmic characteristic that current would not flow through the half-selected plugs.
  • a non-ohmic device might be used to cause the memory plug to exhibit a non-linear resistive characteristic.
  • Exemplary non-ohmic devices include three-film metal-insulator-metal (MIM) structures and back-to-back diodes in series. Separate non-ohmic devices, however, may not be necessary.
  • MIM metal-insulator-metal
  • Certain fabrications of the memory plug can cause a non-ohmic characteristic to be imparted to the memory cell. While a non-ohmic characteristic might be desirable in certain arrays, it may not be required in other arrays.
  • Electrodes will typically be desirable components of the memory plugs, a pair of electrodes sandwiching the memory element. If the only purpose of the electrodes is as a barrier to prevent metal inter-diffusion, then a thin layer of non-reactive metal, e.g. TiN, TaN, Pt, Au, and certain metal oxides could be used. However, electrodes may provide advantages beyond simply acting as a metal inter-diffusion barrier. Electrodes (formed either with a single layer or multiple layers) can perform various functions, including to: prevent the diffusion of metals, oxygen, hydrogen and water; act as a seed layer in order to form a good lattice match with other layers; act as adhesion layers; reduce stress caused by uneven coefficients of thermal expansion; and provide other benefits. Additionally, the choice of electrode layers can affect the memory effect properties of the memory plug and become part of the memory element.
  • memory element electrodes are the electrodes (or, in certain circumstances, the portion of the conductive array lines) that the memory elements are sandwiched in-between. As used herein, memory element electrodes are what allow other components to be electrically connected to the memory element. It should be noted that in both cross point arrays and transistor memory arrays have exactly two memory element electrodes since the memory plug has exactly two terminals, regardless of how many terminals the memory cell has. Those skilled in the art will appreciate that a floating gate transistor, if used as a memory element, would have exactly three memory element electrodes (source, drain and gate).
  • the memory effect is a hysteresis that exhibits a resistive state change upon application of a voltage while allowing non-destructive reads.
  • a non-destructive read means that the read operation has no effect on the resistive state of the memory element.
  • Measuring the resistance of a memory cell is generally accomplished by detecting either current after the memory cell is held to a known voltage, or voltage after a known current flows through the memory cell. Therefore, a memory cell that is placed in a high resistive state R 0 upon application of ⁇ V W and a low resistive state R 1 upon application of +V W should be unaffected by a read operation performed at ⁇ V R or +V R . In such materials a write operation is not necessary after a read operation. It should be appreciated that the magnitude of
  • programming R 1 would be accomplished with a voltage pulse of V P
  • programming R 0 would be accomplished with a voltage pulse greater than V P
  • reads would occur with a voltages below V T .
  • Intermediate resistive states for multi-level memory cells
  • the R 1 state of the memory plug may have a best value of 10 k ⁇ to 100 k ⁇ . If the R 1 state resistance is much less than 10 k ⁇ , the current consumption will be increased because the cell current is high, and the parasitic resistances will have a larger effect. If the R 1 state value is much above 100 k ⁇ , the RC delays will increase access time. However, workable single state resistive values may also be achieved with resistances from 5 k ⁇ to 1 M ⁇ and beyond with appropriate architectural improvements. Typically, a single state memory would have the operational resistances of R 0 and R 1 separated by a factor of 10.
  • multi-bit resistive memory cells are possible. Changes in the resistive property of the memory plugs that are greater than a factor of 10 might be desirable in multi-bit resistive memory cells.
  • the memory plug might have a high resistive state of R 00 , a medium-high resistive state of R 01 , a medium-low resistive state of R 10 and a low resistive state of R 11 . Since multi-bit memories typically have access times longer than single-bit memories, using a factor greater than a 10 times change in resistance from R 11 to R 00 is one way to make a multi-bit memory as fast as a single-bit memory.
  • a memory cell that is capable of storing two bits might have the low resistive state be separated from the high resistive state by a factor of 100.
  • a memory cell that is capable of storing three or four bits of information might require the low resistive state be separated from the high resistive state by a factor of 1000.
  • Tunneling is a process whereby electrons pass through a barrier in the presence of a high electric field. Tunneling is exponentially dependent on both a barrier's height and its width. Barrier height is typically defined as the potential difference between the Fermi energy of a first conducting material and the band edge of a second insulating material. The Fermi energy is that energy at which the probability of occupation of an electron state is 50%. Barrier width is the physical thickness of the insulating material.
  • the barrier height might be modified if carriers or ions are introduced into the second material, creating an additional electric field.
  • a barrier's width can be changed if the barrier physically changes shape, either growing or shrinking. In the presence of a high electric field, both mechanisms could result in a change in conductivity.
  • barrier height modification Although the following discussion focuses mainly on purposefully modifying the barrier width, those skilled in the art will appreciate that other mechanisms can be present, including but not limited to: barrier height modification, carrier charge trapping space-charge limited currents, thermionic emission limited conduction, and/or electrothermal Poole-Frenkel emission.
  • FIG. 5A is a block diagram representing the basic components of one embodiment of a memory element 500
  • FIG. 5B is a block diagram of the memory element 500 in a two-terminal memory cell
  • FIG. 5C is a block diagram of the memory element embodiment of FIG. 5A in a three-terminal memory cell.
  • FIG. 5A shows an electrolytic tunnel barrier 505 and an ion reservoir 510 , two basic components of the memory element 500 .
  • FIG. 5B shows the memory element 500 between a top memory electrode 515 and a bottom memory electrode 5203 .
  • the orientation of the memory element i.e., whether the electrolytic tunnel barrier 505 is near the top memory electrode 515 or the bottom memory electrode 520 ) may be important for processing considerations, including the necessity of seed layers and how the tunnel barrier reacts with the ion reservoir 510 during deposition.
  • FIG. 5C shows the memory element 500 oriented with the electrolytic tunnel barrier 505 on the bottom in a three-terminal transistor device, having a source memory element electrode 525 , gate memory element electrode 530 and a drain memory element electrode 535 . In such an orientation, the electrolytic tunnel barrier 505 could also function as a gate oxide.
  • the electrolytic tunnel barrier 505 will typically be between 10 and less than 50 angstroms. If the electrolytic tunnel barrier 505 is much greater than 50 angstroms, then the voltage that is required to create the electric field necessary to move electrons through the memory element 500 via tunneling becomes too high for most electronic devices. Depending on the electrolytic tunnel barrier 505 material, a preferred electrolytic tunnel barrier 505 width might be between 15 and 40 angstroms for circuits where rapid access times (on the order of tens of nanoseconds, typically below 100 ns) in small dimension devices (on the order of hundreds of nanometers) are desired.
  • the electrolytic tunnel barrier 505 is an electronic insulator and an ionic electrolyte.
  • an electrolyte is any medium that provides an ion transport mechanism between positive and negative electrodes.
  • Materials suitable for some embodiments include various metal oxides such as Al 2 O 3 , Ta 2 O 5 , HfO 2 and ZrO 2 .
  • Some oxides, such as zirconia might be partially or fully stabilized with other oxides, such as CaO, MgO, or Y 2 O 3 , or doped with materials such as scandium.
  • the electrolytic tunnel barrier 505 will typically be of very high quality, being as uniform as possible to allow for predictability in the voltage required to obtain a current through the memory element 500 .
  • atomic layer deposition and plasma oxidation are examples of methods that can be used to create very high quality tunnel barriers, the parameters of a particular system will dictate its fabrication options.
  • tunnel barriers can be obtained by allowing a reactive metal to simply come in contact with an ion reservoir 510 , as described in PCT Patent Application No. PCT/US04/13836, filed May 3, 2004, already incorporated herein by reference, such barriers may be lacking in uniformity, which may be important in some embodiments. Accordingly, in a preferred embodiment of the invention the tunnel barrier does not significantly react with the ion reservoir 510 during fabrication.
  • the electric field at the tunnel barrier 505 is typically high enough to promote tunneling at thicknesses between 10 and 50 angstroms.
  • the electric field is typically higher than at other points in the memory element 500 because of the relatively high serial electronic resistance of the electrolytic tunnel barrier 505 .
  • the high electric field of the electrolytic tunnel barrier 505 also penetrates into the ion reservoir 510 at least one Debye length.
  • the Debye length an be defined as the distance which a local electric field affects distribution of free charge carriers.
  • the electric field within the ion reservoir 510 causes ions (which can be positively or negatively charged) to move from the ion reservoir 510 through the electrolytic tunnel barrier 505 , which is an ionic electrolyte.
  • the ion reservoir 510 is a material that is conductive enough to allow current to flow and has mobile ions.
  • the ion reservoir 510 can be, for example, an oxygen reservoir with mobile oxygen ions. Oxygen ions are negative in charge, and will flow in the direction opposite of current.
  • FIG. 6A is a block diagram where a redox reaction between the oxygen reservoir 635 and a complementary reservoir 615 results in a low conductivity oxide 640 and an oxygen-depleted low conductivity region 620 .
  • an appropriate complementary reservoir 615 would be positively charged ions.
  • the complementary reservoir 615 for the embodiment depicted in FIG. 6A should be conductive in its non-oxidized state and exhibit low conductivity in its oxidized state. Accordingly, many conductive metals (including alkali metals, alkaline earth metals, transition metals and other metals) could act as a complementary reservoir 615 .
  • the complimentary reservoir 615 may be the non-oxidized form of the same material that is used for the electrolytic tunnel barrier 505 .
  • the electrolytic tunnel barrier 505 When an electric field is applied across the electrolytic tunnel barrier 505 , the electric field would penetrate at least one Debye length into the oxygen reservoir 635 .
  • the negatively charged oxygen ions migrate through the electrolytic tunnel barrier 505 to combine with positively charged metal ions in the complementary reservoir 615 , creating a low conductivity oxide 640 .
  • This low conductivity oxide 640 is cumulative with the electrolytic tunnel barrier 505 , forcing electrons to tunnel a greater distance to reach the conductive complimentary reservoir 615 . Because of the exponential effect of barrier width on tunneling, the low conductivity oxide 640 can be just a few angstroms wide and still have a very noticeable effect on the memory element's effective resistance.
  • redox reaction can occur at either the top or bottom surface of the electrolytic tunnel barrier 505 .
  • the low conductivity oxide 640 will form at the top of the electrolytic tunnel barrier 505 if the mobility of the complementary ions is greater than the mobility of the oxygen ions through the electrolytic tunnel barrier 505 . Conversely, if the mobility of oxygen ions is greater than the mobility of the complementary ions through the electrolytic tunnel barrier 505 , then the low conductivity oxide 640 will form at the bottom of the electrolytic tunnel barrier 505 .
  • metal oxides will depend on its activation energy. Reversing the redox reaction for many metal oxides, such as Hf and Al, requires a great amount of energy, making such high activation energy cells convenient for use as one-time programmable memories. Oxides with low activation energy, such as RuO x and CuO x , are usually desirable for reprogrammable memories.
  • One optimization would be to use the polarity that is less sensitive to read disturbs during reads. For write once memory this may be complementary to the write polarity. Alternatively, alternating read polarities can be used. Another optimization for certain embodiments ould be to limit the size of the complementary reservoir 615 .
  • FIG. 6B is a block diagram where the complimentary reservoir 615 is fabricated to be self-limiting. Since only a small amount of the complementary reservoir 615 is deposited, the amount of positive ions available to combine with the free oxygen ions is limited. Once all the free ions in the complimentary reservoir 615 are consumed, no more low conductivity oxide 640 could be formed.
  • the effective width of the tunneling barrier is limited only by the availability of ions in the reservoirs 615 and 635 . Since many different barrier widths can be formed multiple bits per cell can be easily implemented with different resistive states.
  • certain ion reservoirs 510 have the physical property of being less conductive in an oxygen-deficient state.
  • materials that have mobile oxygen ions and are less conductive in an oxygen-deficient state include certain perovskites (a perovskite generally being in the form of an ABX 3 structure, where A has an atomic size of 1.0-1.4 ⁇ and B has an atomic size of 0.45-0.75 ⁇ for the case where X is either oxygen or fluorine) such as SrRuO 3 (SRO), Pr 0.7 Ca 0.3 MnO 3 , Pr 0.5 Ca 0.5 MnO 3 and other PCMOs.
  • SRO SrRuO 3
  • Pr 0.7 Ca 0.3 MnO 3 Pr 0.5 Ca 0.5 MnO 3
  • PCMO PCMO might be more conductive when its manganese ion is in its Mn 3+ state, but less conductive when its manganese ion is in its Mn 4+ state.
  • certain oxygen reservoirs 635 will additionally form an oxygen-depleted low conductivity region 620 that also adds to the memory effect.
  • the oxygen-depleted low conductivity region 620 or the low conductivity oxide 640 may independently be sufficient to create an acceptable memory effect or, if the conduction mechanisms are different (e.g., small polaron hopping through the oxygen-depleted low conductivity region 620 and tunneling through the low conductivity oxide 640 ) one mechanism may even dominate the overall conduction through the memory element 500 . Accordingly, memory cells can be designed to take advantage of only one phenomenon or the other or both.
  • FIG. 7 is a block diagram representing another embodiment of a memory element 700 in a two-terminal memory cell where an oxygen-depleted low conductivity region in an otherwise conductive material creates the majority of the memory effect.
  • FIG. 7 shows a mixed valence oxide 710 and a mixed electronic ionic conductor 705 , two basic components of the memory element 700 between a top memory electrode 515 and a bottom memory electrode 520 .
  • the orientation of the memory element may be important for processing considerations. It should be appreciated that the memory element can also be used in a three-terminal memory cell, similar to what is depicted in FIG. 5C .
  • ion deficiency (which, in the embodiment of FIG. 7 , is oxygen) will cause an otherwise conductive material to become less conductive.
  • the mixed valence oxide 710 will generally be crystalline, either as a single crystalline structure or a polycrystalline structure. In one specific embodiment the crystalline structure maintains its basic crystallinity (with some degree of deformation) in both valence states. By maintaining its crystallinity, both the physical stresses on the memory element may be reduced and the reversibility of the process may be easier to achieve.
  • the mixed electronic ionic conductor 705 is similar, and in some cases identical, to the electrolytic tunnel barrier 505 of FIGS. 6A and 6B . Like the electrolytic tunnel barrier 505 , the mixed electronic ionic conductor 705 is both an electrolyte and creates a high electric field that promotes ionic movement. However, whether the mixed electronic ionic conductor 705 promotes actual tunneling is not critical.
  • the mixed electronic ionic conductor 705 also acts as an oxygen repository, temporarily holding oxygen until an opposite polarity voltage pulse pushes the oxygen back into the mixed valence oxide 710 .
  • a separate oxygen repository 715 layer is used to hold the oxygen.
  • the oxygen repository 715 may be identical to the previously described complementary reservoir 615 or even certain types of oxygen reservoirs 635 such as IrO x . If a redox reaction creates an oxide in the oxygen repository 715 , the activation energy required to disassociate the oxygen from the oxide will influence whether the memory is used as a one time programmable memory or a rewritable memory.
  • the bottom electrode 520 might be a 500 Angstrom layer of platinum, DC magnetron sputtered with 180 watts applied to a platinum target in 4 mTorr of argon at 450° C. and then cooled in-situ for at least 10 minutes in the sputter ambient gas environment of 4 mTorr of argon.
  • the mixed valence oxide 710 might be a 500 Angstrom layer of a PCMO perovskite, rf magnetron sputtered in 10 mTorr of argon at 550° C. by applying 120 watts to a Pr 0.7 Ca 0.3 MnO 3 target (made with hot isostatic pressing or HIP), afterwards cooled in-situ for 10 minutes in the sputter ambient gas environment of 10 mTorr of argon, then cooled for another 10 minutes in a load lock chamber at 600 Torr of oxygen.
  • a PCMO perovskite rf magnetron sputtered in 10 mTorr of argon at 550° C. by applying 120 watts to a Pr 0.7 Ca 0.3 MnO 3 target (made with hot isostatic pressing or HIP), afterwards cooled in-situ for 10 minutes in the sputter ambient gas environment of 10 mTorr of argon, then cooled for another 10 minutes in a load lock chamber at
  • the mixed electronic ionic conductor 705 might be 20 or 30 Angstroms of some type of AlO x , rf magnetron sputtered in 4 mTorr of argon with 1% oxygen at 300° C. by applying 150 watts to an Al 2 O 3 target (also made with HIP), and then annealed for 30 minutes at 250° C. in the sputter ambient gas environment of 4 mTorr of argon with 1% O 2 .
  • an oxygen repository 715 of 200 Angstroms of aluminum metal could be DC magnetron sputtered with 250 watts applied to an aluminum target in 4 mTorr of argon at 25° C.
  • the top electrode 515 might be 500 Angstroms of platinum, DC magnetron sputtered with 180 watts applied to a platinum target in 4 mTorr of argon at 25° C.

Abstract

A memory using a mixed valence conductive oxides. The memory includes a mixed valence conductive oxide that is less conductive in its oxygen deficient state and a mixed electronic ionic conductor that is an electrolyte to oxygen and promotes an electric field effective to cause oxygen ionic motion.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a continuation of “Memory Using Variable Tunnel Barrier Widths,” U.S. application Ser. No. 10/934,951, filed Sep. 3, 2004, which is incorporated herein by reference in its entirety and for all purposes.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to computer memory and more specifically to non-volatile memory.
  • 2. Description of the Related Art
  • Memory can either be classified as volatile or nonvolatile. Volatile memory is memory that loses its contents when the power is turned off. In contrast, non-volatile memory does not require a continuous power supply to retain information. Most non-volatile memories use solid-state memory devices as memory elements.
  • Since the 1960s, a large body of literature has evolved that describes switching and memory effects in metal-insulator-metal structures with thin insulators. One of the seminal works was “New Conduction and Reversible Memory Phenomena in Thin Insulating Films” by J. G. Simmons and R. R. Verderber in 301 Proc. Roy. Soc. 77-102-(1967), incorporated herein by reference for all purposes. Although the mechanisms described by Simmons and Verderber have since been cast into doubt, their contribution to the field is great.
  • However, nobody has successfully implemented a metal-insulator-metal structure into a commercial solid-state memory device. In the text “Oxides and Oxide Films,” volume 6, edited by A. K. Vijh (Marcel Drekker 1981) 251-325, incorporated herein by reference for all purposes, chapter 4, written by David P. Oxley, is entirely devoted to “Memory Effects in Oxide Films.” In that text, Oxley says “It is perhaps saddening to have to record that, even after 10 years of effort, the number of applications for these oxide switches is so limited.” He goes on to describe a “need for caution before any application is envisaged. This caution can only be exercised when the physics of the switching action is understood; this, in turn, must await a full knowledge of the transport mechanisms operating in any switch for which a commercial use is envisaged.”
  • In 2002, over twenty years after writing that chapter, Oxley revisited the subject in “The Electroformed metal-insulator-metal structure: A comprehensive model” by R. E. Thurstans and D. P. Oxley 35 J. Phys. D. Appl. Phys. 802-809, incorporated herein by reference for all purposes. In that article, the authors describe a model that identifies the conduction process as “trap-controlled and thermally activated tunneling between metal islands produced in the forming process.” “Forming” (or “electroforming”) is described as “the localized filamentary movement of metallic anode material through the dielectric, induced by the electric field. Here it is important to note that the evaporated dielectric may contain voids and departures from stoichiometry. When resulting filaments through the dielectric carry sufficient current, they rupture to leave a metal island structure embedded in the dielectric. Electronic conduction is possible through this structure by activating tunneling.”
  • However, the authors caution, “The forming process is complex and inherently variable. Also tunneling barriers are susceptible to changes in their characteristics when exposed to water vapour, organic species and oxygen . . . . Thus, device characteristics can never be expected to be produced consistently or be stable over long periods without passivation, effective encapsulation and a better understanding of the dynamics of the forming process.”
  • In seemingly unrelated research, certain conductive metal oxides (CMOs), have been identified as exhibiting a memory effect after being exposed to an electronic pulse. U.S. Pat. No. 6,204,139, issued Mar. 20, 2001 to Liu et al., incorporated herein by reference for all purposes, describes some perovskite materials that exhibit memory characteristics. The perovskite materials are also described by the same researchers in “Electric-pulse-induced reversible resistance change effect in magnetoresistive films,” Applied Physics Letters, Vol. 76, No. 19, 8 May 2000, and “A New Concept for Non-Volatile Memory: The Electric-Pulse Induced Resistive Change Effect in Colossal Magnetoresistive Thin Films,” in materials for the 2001 Non-Volatile Memory Technology Symposium, all of which are hereby incorporated by reference for all purposes.
  • In U.S. Pat. No. 6,531,371 entitled “Electrically programmable resistance cross point memory” by Hsu et al, incorporated herein by reference for all purposes, resistive cross point memory devices are disclosed along with methods of manufacture and use. The memory device comprises an active layer of perovskite material interposed between upper electrodes and lower electrodes.
  • Similarly, the IBM Zurich Research Center has also published three technical papers that discuss the use of metal oxide material for memory applications: “Reproducible switching effect in thin oxide films for memory applications,” Applied Physics Letters, Vol. 77, No. 1, 3 Jul. 2000, “Current-driven insulator-conductor transition and nonvolatile memory in chromium-doped SrTiO3 single crystals,” Applied Physics Letters, Vol. 78, No. 23, 4 Jun. 2001, and “Electric current distribution across a metal-insulator-metal structure during bistable switching,” Journal of Applied Physics, Vol. 90, No. 6, 15 Sep. 2001, all of which are hereby incorporated by reference for all purposes.
  • There are continuing efforts to incorporate solid state memory devices into a commercial non-volatile RAM.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention may best be understood by reference to the following description taken in conjunction with the accompanying drawings, in which:
  • FIG. 1A depicts a perspective view of an exemplary cross point memory array employing a single layer of memory;
  • FIG. 1B depicts a perspective view of an exemplary stacked cross point memory array employing four layer of memory;
  • FIG. 2A depicts a plan view of selection of a memory cell in the cross point array depicted in FIG. 1A;
  • FIG. 2B depicts a perspective view of the boundaries of the selected memory cell depicted in FIG. 2A;
  • FIG. 3 depicts a generalized cross-sectional representation of a memory cell that can be used in a transistor memory array;
  • FIG. 4A depicts a block diagram of a representative implementation of an exemplary 1 MB memory;
  • FIG. 4B depicts a block diagram of an exemplary memory that includes sensing circuits that are capable of reading multiple bits;
  • FIG. 5A depicts a block diagram representing the basic components of one embodiment of a memory element;
  • FIG. 5B depicts a block diagram of the memory element of FIG. 5A in a two-terminal memory cell;
  • FIG. 5C depicts a block diagram of the memory element of FIG. 5A in a three-terminal memory cell;
  • FIG. 6A depicts a block diagram of the memory cell of FIG. 5B where oxygen movement results in a low conductivity oxide;
  • FIG. 6B depicts a block diagram of the memory cell of FIG. 5B where a low conductivity oxide is self-limiting;
  • FIG. 7 depicts a block diagram of a two-terminal memory cell using another memory element embodiment;
  • FIG. 8A depicts a block diagram of the memory cell of FIG. 7 where a low conductivity region is created in a mixed valence oxide; and
  • FIG. 8B depicts a block diagram of the memory cell of FIG. 8A that includes an oxygen repository.
  • It is to be understood that, in the drawings, like reference numerals designate like structural elements. Also, it is understood that the depictions in the FIGs. are not necessarily to scale.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • In the following description, numerous specific details are set forth to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps have not been described in detail in order to avoid unnecessarily obscuring the present invention.
  • The Memory Array
  • Conventional nonvolatile memory requires three terminal MOSFET-based devices. The layout of such devices is not ideal, usually requiring an area of at least 8 f2 for each memory cell, where f is the minimum feature size. However, not all memory elements require three terminals. If, for example, a memory element is capable of changing its electrical properties (e.g., resistivity) in response to a voltage pulse, only two terminals are required. With only two terminals, a cross point array layout that allows a single cell to be fabricated to a size of 4 f2 can be utilized.
  • FIG. 1A depicts a perspective view of an exemplary cross point memory array 100 employing a single layer of memory. A bottom layer of x-direction conductive array lines 105 is orthogonal to a top layer of y-direction conductive array lines 110. The x-direction conductive array lines 105 act as a first terminal and the y-direction conductive array lines 110 act as a second terminal to a plurality of memory plugs 115, which are located at the intersections of the conductive array lines 105 and 110. The conductive array lines 105 and 110 are used to both deliver a voltage pulse to the memory plugs 115 and carry current through the memory plugs 115 in order to determine their resistive states.
  • Conductive array line layers 105 and 110 can generally be constructed of any conductive material, such as aluminum, copper, tungsten or certain ceramics. Depending upon the material, a conductive array line would typically cross between 64 and 8192 perpendicular conductive array lines. Fabrication techniques, feature size and resistivity of material may allow for shorter or longer lines. Although the x-direction and y-direction conductive array lines can be of equal lengths (forming a square cross point array) they can also be of unequal lengths (forming a rectangular cross point array), which may be useful if they are made from different materials with different resistivities.
  • FIG. 2A illustrates selection of a memory cell 205 in the cross point array 100. The point of intersection between a single x-direction conductive array line 210 and a single y-direction conductive array line 215 uniquely identifies the single memory cell 205. FIG. 2B illustrates the boundaries of the selected memory cell 205. The memory cell is a repeatable unit that can be theoretically extended in one, two or even three dimensions. One method of repeating the memory cells in the z-direction (orthogonal to the x-y plane) is to use both the bottom and top surfaces of conductive array lines 105 and 110, creating a stacked cross point array.
  • FIG. 1B depicts an exemplary stacked cross point array 150 employing four memory layers 155, 160, 165, and 170. The memory layers are sandwiched between alternating layers of x-direction conductive array lines 175, 180 and 185 and y-direction conductive array lines 190 and 195 such that each memory layer 155, 160, 165, and 170 is associated with only one x-direction conductive array line layer and one y-direction conductive array line layer. Although the top conductive array line layer 185 and bottom conductive array line layer 175 are only used to supply voltage to a single memory layer 155 and 170, the other conductive array line layers 180, 190, and 195 can be used to supply voltage to both a top and a bottom memory layer 155, 160, 165, or 170.
  • Referring back to FIG. 2B, the repeatable cell that makes up the cross point array 100 can be considered to be a memory plug 255, plus ½ of the space around the memory plug, plus ½ of an x-direction conductive array line 210 and ½ of a y-direction conductive array line 215. Of course, ½ of a conductive array line is merely a theoretical construct, since a conductive array line would generally be fabricated to the same width, regardless of whether one or both surfaces of the conductive array line was used. Accordingly, the very top and very bottom layers of conductive array lines (which use only one surface) would typically be fabricated to the same size as all other layers of conductive array lines.
  • One benefit of the cross point array is that the active circuitry that drives the cross point array 100 or 150 can be placed beneath the cross point array, therefore reducing the footprint required on a semiconductor substrate. However, the cross point array is not the only type of memory array that can be used with a two-terminal memory element. For example, a two-dimensional transistor memory array can incorporate a two-terminal memory element. While the memory element in such an array would be a two-terminal device, the entire memory cell would be a three-terminal device.
  • FIG. 3 is a generalized diagrammatic representation of a memory cell 300 that can be used in a transistor memory array. Each memory cell 300 includes a transistor 305 and a memory plug 310. The transistor 305 is used to permit current from the data line 315 to access the memory plug 310 when an appropriate voltage is applied to the select line 320, which is also the transistor's gate. The reference line 325 might span two cells if the adjacent cells are laid out as the mirror images of each other.
  • Memory Chip Configuration
  • FIG. 4A is a block diagram of a representative implementation of an exemplary 1 MB memory 400A. Physical layouts might differ, but each memory bit block 405 can be formed on a separate portion of a semiconductor substrate. Input signals into the memory 400A can include an address bus 430, a control bus 440, some power supplies 450 (typically Vcc and ground—the other signals of bus 450 can be internally generated by the 1 MB memory 400A), and a data bus 460. The control bus 440 typically includes signals to select the chip, to signal whether a read or write operation should be performed, and to enable the output buffers when the chip is in read mode. The address bus 430 specifies which location in the memory array is accessed—some addresses going to the X block 470 (typically including a predecoder and an X-decoder) to select one line out of the horizontal array lines. The other addresses go to a Y block 480 (typically including a predecoder and a Y-decoder) to apply the appropriate voltage on specific vertical lines. Each memory bit block 405 operates on one line of the memory chip data bus 460.
  • The reading of data from a memory array 420 is relatively straightforward: an x-line is energized, and current is sensed by the sensing circuits 410 on the energized y-lines and converted to bits of information. FIG. 4B is a block diagram of an exemplary memory 400B that includes sensing circuits 415 that are capable of reading multiple bits. The simultaneous reading of multiple bits involves sensing current from multiple y-lines simultaneously.
  • During a write operation, the data is applied from the data bus 460 to the input buffers and data drivers 490 to the selected vertical lines, or bit lines. Specifically, when binary information is sent to the memory chip 400B, it is typically stored in latch circuits within the circuits 495. Within the circuits 495, each y-line can either have an associated driver circuit or a group of y-lines can share a single driver circuit if the non-selected lines in the group do not cause the unselected memory plugs to experience any change in resistance, typically by holding the non-selected lines to a constant voltage. As an example, there may be 1024 y-lines in a cross point array, and the page register may include 8 latches, in which case the y-block would decode 1 out of 128 y-lines and connect the selected lines to block 495. The driver circuit then writes the 1 or 0 to the appropriate memory plug. The writing can be performed in multiple cycles. In a scheme described in PCT Patent Application No. PCT/US04/13836, filed May 3, 2004, incorporated herein by reference, all the 1s can be written during a first cycle and all the 0s can be written during a second cycle. As described below, certain memory plugs can have multiple stable distinct resistive states. With such multi-level resistance memory plugs, driver circuits could program, for example, states of 00, 01, 10 or 11 by varying write voltage magnitude or pulse length.
  • It is to be noted that such an architecture can be expanded to create a memory where one array handles all the bits of the data bus, as opposed to having multiple arrays, or memory bit blocks as described above. For example, if the data bus, or memory data organization, also called data width, is 16-bit wide, the y-block of one cross point array can be made to decode 16 lines simultaneously. By applying the techniques of simultaneous reads and 2-cycle writes, such a memory chip with only one array can read and program 16-bit words.
  • Memory Plug
  • Each memory plug contains layers of materials that may be desirable for fabrication or functionality. For example, a non-ohmic characteristic that exhibit a very high resistance regime for a certain range of voltages (VNO− to VNO+) and a very low resistance regime for voltages above and below that range might be desirable. In a cross point array, a non-ohmic characteristic could prevent leakage during reads and writes if half of both voltages were within the range of voltages VNO− to VNO+. If each conductive array line carried ½ VW, the current path would be the memory plug at the intersection of the two conductive array lines that each carried ½ VW. The other memory plugs would exhibit such high resistances from the non-ohmic characteristic that current would not flow through the half-selected plugs.
  • A non-ohmic device might be used to cause the memory plug to exhibit a non-linear resistive characteristic. Exemplary non-ohmic devices include three-film metal-insulator-metal (MIM) structures and back-to-back diodes in series. Separate non-ohmic devices, however, may not be necessary. Certain fabrications of the memory plug can cause a non-ohmic characteristic to be imparted to the memory cell. While a non-ohmic characteristic might be desirable in certain arrays, it may not be required in other arrays.
  • Electrodes will typically be desirable components of the memory plugs, a pair of electrodes sandwiching the memory element. If the only purpose of the electrodes is as a barrier to prevent metal inter-diffusion, then a thin layer of non-reactive metal, e.g. TiN, TaN, Pt, Au, and certain metal oxides could be used. However, electrodes may provide advantages beyond simply acting as a metal inter-diffusion barrier. Electrodes (formed either with a single layer or multiple layers) can perform various functions, including to: prevent the diffusion of metals, oxygen, hydrogen and water; act as a seed layer in order to form a good lattice match with other layers; act as adhesion layers; reduce stress caused by uneven coefficients of thermal expansion; and provide other benefits. Additionally, the choice of electrode layers can affect the memory effect properties of the memory plug and become part of the memory element.
  • The “memory element electrodes” are the electrodes (or, in certain circumstances, the portion of the conductive array lines) that the memory elements are sandwiched in-between. As used herein, memory element electrodes are what allow other components to be electrically connected to the memory element. It should be noted that in both cross point arrays and transistor memory arrays have exactly two memory element electrodes since the memory plug has exactly two terminals, regardless of how many terminals the memory cell has. Those skilled in the art will appreciate that a floating gate transistor, if used as a memory element, would have exactly three memory element electrodes (source, drain and gate).
  • Memory Effect
  • The memory effect is a hysteresis that exhibits a resistive state change upon application of a voltage while allowing non-destructive reads. A non-destructive read means that the read operation has no effect on the resistive state of the memory element. Measuring the resistance of a memory cell is generally accomplished by detecting either current after the memory cell is held to a known voltage, or voltage after a known current flows through the memory cell. Therefore, a memory cell that is placed in a high resistive state R0 upon application of −VW and a low resistive state R1 upon application of +VW should be unaffected by a read operation performed at −VR or +VR. In such materials a write operation is not necessary after a read operation. It should be appreciated that the magnitude of |−VR| does not necessarily equal the magnitude of |+VR|.
  • Furthermore, it is possible to have a memory cell that can be switched between resistive states with voltages of the same polarity. For example, in the paper “The Electroformed metal-insulator-metal structure: a comprehensive model,” already incorporated by reference, Thurstans and Oxley describe a memory that maintains a low resistive state until a certain VP is reached. After VP is reached the resistive state can be increased with voltages. After programming, the high resistive state is then maintained until a VT is reached. The VT is sensitive to speed at which the program voltage is removed from the memory cell. In such a system, programming R1 would be accomplished with a voltage pulse of VP, programming R0 would be accomplished with a voltage pulse greater than VP, and reads would occur with a voltages below VT. Intermediate resistive states (for multi-level memory cells) are also possible.
  • The R1 state of the memory plug may have a best value of 10 kΩ to 100 kΩ. If the R1 state resistance is much less than 10 kΩ, the current consumption will be increased because the cell current is high, and the parasitic resistances will have a larger effect. If the R1 state value is much above 100 kΩ, the RC delays will increase access time. However, workable single state resistive values may also be achieved with resistances from 5 kΩ to 1 MΩ and beyond with appropriate architectural improvements. Typically, a single state memory would have the operational resistances of R0 and R1 separated by a factor of 10.
  • Since memory plugs can be placed into several different resistive states, multi-bit resistive memory cells are possible. Changes in the resistive property of the memory plugs that are greater than a factor of 10 might be desirable in multi-bit resistive memory cells. For example, the memory plug might have a high resistive state of R00, a medium-high resistive state of R01, a medium-low resistive state of R10 and a low resistive state of R11. Since multi-bit memories typically have access times longer than single-bit memories, using a factor greater than a 10 times change in resistance from R11 to R00 is one way to make a multi-bit memory as fast as a single-bit memory. For example, a memory cell that is capable of storing two bits might have the low resistive state be separated from the high resistive state by a factor of 100. A memory cell that is capable of storing three or four bits of information might require the low resistive state be separated from the high resistive state by a factor of 1000.
  • Creating the Memory Effect with Tunneling
  • Tunneling is a process whereby electrons pass through a barrier in the presence of a high electric field. Tunneling is exponentially dependent on both a barrier's height and its width. Barrier height is typically defined as the potential difference between the Fermi energy of a first conducting material and the band edge of a second insulating material. The Fermi energy is that energy at which the probability of occupation of an electron state is 50%. Barrier width is the physical thickness of the insulating material.
  • The barrier height might be modified if carriers or ions are introduced into the second material, creating an additional electric field. A barrier's width can be changed if the barrier physically changes shape, either growing or shrinking. In the presence of a high electric field, both mechanisms could result in a change in conductivity.
  • Although the following discussion focuses mainly on purposefully modifying the barrier width, those skilled in the art will appreciate that other mechanisms can be present, including but not limited to: barrier height modification, carrier charge trapping space-charge limited currents, thermionic emission limited conduction, and/or electrothermal Poole-Frenkel emission.
  • FIG. 5A is a block diagram representing the basic components of one embodiment of a memory element 500, FIG. 5B is a block diagram of the memory element 500 in a two-terminal memory cell, and FIG. 5C is a block diagram of the memory element embodiment of FIG. 5A in a three-terminal memory cell.
  • FIG. 5A shows an electrolytic tunnel barrier 505 and an ion reservoir 510, two basic components of the memory element 500. FIG. 5B shows the memory element 500 between a top memory electrode 515 and a bottom memory electrode 5203. The orientation of the memory element (i.e., whether the electrolytic tunnel barrier 505 is near the top memory electrode 515 or the bottom memory electrode 520) may be important for processing considerations, including the necessity of seed layers and how the tunnel barrier reacts with the ion reservoir 510 during deposition. FIG. 5C shows the memory element 500 oriented with the electrolytic tunnel barrier 505 on the bottom in a three-terminal transistor device, having a source memory element electrode 525, gate memory element electrode 530 and a drain memory element electrode 535. In such an orientation, the electrolytic tunnel barrier 505 could also function as a gate oxide.
  • Referring back to FIG. 5A, the electrolytic tunnel barrier 505 will typically be between 10 and less than 50 angstroms. If the electrolytic tunnel barrier 505 is much greater than 50 angstroms, then the voltage that is required to create the electric field necessary to move electrons through the memory element 500 via tunneling becomes too high for most electronic devices. Depending on the electrolytic tunnel barrier 505 material, a preferred electrolytic tunnel barrier 505 width might be between 15 and 40 angstroms for circuits where rapid access times (on the order of tens of nanoseconds, typically below 100 ns) in small dimension devices (on the order of hundreds of nanometers) are desired.
  • Fundamentally, the electrolytic tunnel barrier 505 is an electronic insulator and an ionic electrolyte. As used herein, an electrolyte is any medium that provides an ion transport mechanism between positive and negative electrodes. Materials suitable for some embodiments include various metal oxides such as Al2O3, Ta2O5, HfO2 and ZrO2. Some oxides, such as zirconia might be partially or fully stabilized with other oxides, such as CaO, MgO, or Y2O3, or doped with materials such as scandium.
  • The electrolytic tunnel barrier 505 will typically be of very high quality, being as uniform as possible to allow for predictability in the voltage required to obtain a current through the memory element 500. Although atomic layer deposition and plasma oxidation are examples of methods that can be used to create very high quality tunnel barriers, the parameters of a particular system will dictate its fabrication options. Although tunnel barriers can be obtained by allowing a reactive metal to simply come in contact with an ion reservoir 510, as described in PCT Patent Application No. PCT/US04/13836, filed May 3, 2004, already incorporated herein by reference, such barriers may be lacking in uniformity, which may be important in some embodiments. Accordingly, in a preferred embodiment of the invention the tunnel barrier does not significantly react with the ion reservoir 510 during fabrication.
  • With standard designs, the electric field at the tunnel barrier 505 is typically high enough to promote tunneling at thicknesses between 10 and 50 angstroms. The electric field is typically higher than at other points in the memory element 500 because of the relatively high serial electronic resistance of the electrolytic tunnel barrier 505. The high electric field of the electrolytic tunnel barrier 505 also penetrates into the ion reservoir 510 at least one Debye length. The Debye length an be defined as the distance which a local electric field affects distribution of free charge carriers. At an appropriate polarity, the electric field within the ion reservoir 510 causes ions (which can be positively or negatively charged) to move from the ion reservoir 510 through the electrolytic tunnel barrier 505, which is an ionic electrolyte.
  • The ion reservoir 510 is a material that is conductive enough to allow current to flow and has mobile ions. The ion reservoir 510 can be, for example, an oxygen reservoir with mobile oxygen ions. Oxygen ions are negative in charge, and will flow in the direction opposite of current.
  • FIG. 6A is a block diagram where a redox reaction between the oxygen reservoir 635 and a complementary reservoir 615 results in a low conductivity oxide 640 and an oxygen-depleted low conductivity region 620. In the case where the ion reservoir 510 is made up of negative oxygen ions, an appropriate complementary reservoir 615 would be positively charged ions. Additionally, the complementary reservoir 615 for the embodiment depicted in FIG. 6A should be conductive in its non-oxidized state and exhibit low conductivity in its oxidized state. Accordingly, many conductive metals (including alkali metals, alkaline earth metals, transition metals and other metals) could act as a complementary reservoir 615. For ease of fabrication, the complimentary reservoir 615 may be the non-oxidized form of the same material that is used for the electrolytic tunnel barrier 505.
  • When an electric field is applied across the electrolytic tunnel barrier 505, the electric field would penetrate at least one Debye length into the oxygen reservoir 635. The negatively charged oxygen ions migrate through the electrolytic tunnel barrier 505 to combine with positively charged metal ions in the complementary reservoir 615, creating a low conductivity oxide 640. This low conductivity oxide 640 is cumulative with the electrolytic tunnel barrier 505, forcing electrons to tunnel a greater distance to reach the conductive complimentary reservoir 615. Because of the exponential effect of barrier width on tunneling, the low conductivity oxide 640 can be just a few angstroms wide and still have a very noticeable effect on the memory element's effective resistance.
  • Those skilled in the art will appreciate that redox reaction can occur at either the top or bottom surface of the electrolytic tunnel barrier 505. The low conductivity oxide 640 will form at the top of the electrolytic tunnel barrier 505 if the mobility of the complementary ions is greater than the mobility of the oxygen ions through the electrolytic tunnel barrier 505. Conversely, if the mobility of oxygen ions is greater than the mobility of the complementary ions through the electrolytic tunnel barrier 505, then the low conductivity oxide 640 will form at the bottom of the electrolytic tunnel barrier 505.
  • The stability of metal oxides will depend on its activation energy. Reversing the redox reaction for many metal oxides, such as Hf and Al, requires a great amount of energy, making such high activation energy cells convenient for use as one-time programmable memories. Oxides with low activation energy, such as RuOx and CuOx, are usually desirable for reprogrammable memories.
  • One optimization would be to use the polarity that is less sensitive to read disturbs during reads. For write once memory this may be complementary to the write polarity. Alternatively, alternating read polarities can be used. Another optimization for certain embodiments ould be to limit the size of the complementary reservoir 615.
  • FIG. 6B is a block diagram where the complimentary reservoir 615 is fabricated to be self-limiting. Since only a small amount of the complementary reservoir 615 is deposited, the amount of positive ions available to combine with the free oxygen ions is limited. Once all the free ions in the complimentary reservoir 615 are consumed, no more low conductivity oxide 640 could be formed.
  • In most cases the effective width of the tunneling barrier is limited only by the availability of ions in the reservoirs 615 and 635. Since many different barrier widths can be formed multiple bits per cell can be easily implemented with different resistive states.
  • Referring back to FIG. 5A, certain ion reservoirs 510 have the physical property of being less conductive in an oxygen-deficient state. Some examples of materials that have mobile oxygen ions and are less conductive in an oxygen-deficient state include certain perovskites (a perovskite generally being in the form of an ABX3 structure, where A has an atomic size of 1.0-1.4 Å and B has an atomic size of 0.45-0.75 Å for the case where X is either oxygen or fluorine) such as SrRuO3 (SRO), Pr0.7Ca0.3MnO3, Pr0.5Ca0.5MnO3 and other PCMOs. Many of these ion reservoirs 510 are potentially mixed valence oxides. For example, PCMO might be more conductive when its manganese ion is in its Mn3+ state, but less conductive when its manganese ion is in its Mn4+ state.
  • Accordingly, as shown in FIG. 6A, certain oxygen reservoirs 635 will additionally form an oxygen-depleted low conductivity region 620 that also adds to the memory effect. Those skilled in the art will appreciate that either the oxygen-depleted low conductivity region 620 or the low conductivity oxide 640 may independently be sufficient to create an acceptable memory effect or, if the conduction mechanisms are different (e.g., small polaron hopping through the oxygen-depleted low conductivity region 620 and tunneling through the low conductivity oxide 640) one mechanism may even dominate the overall conduction through the memory element 500. Accordingly, memory cells can be designed to take advantage of only one phenomenon or the other or both.
  • Creating the Memory Effect with Oxygen Depletion
  • FIG. 7 is a block diagram representing another embodiment of a memory element 700 in a two-terminal memory cell where an oxygen-depleted low conductivity region in an otherwise conductive material creates the majority of the memory effect. FIG. 7 shows a mixed valence oxide 710 and a mixed electronic ionic conductor 705, two basic components of the memory element 700 between a top memory electrode 515 and a bottom memory electrode 520. As with the embodiment of FIG. 5A, the orientation of the memory element may be important for processing considerations. It should be appreciated that the memory element can also be used in a three-terminal memory cell, similar to what is depicted in FIG. 5C.
  • In these embodiments, ion deficiency (which, in the embodiment of FIG. 7, is oxygen) will cause an otherwise conductive material to become less conductive. The mixed valence oxide 710 will generally be crystalline, either as a single crystalline structure or a polycrystalline structure. In one specific embodiment the crystalline structure maintains its basic crystallinity (with some degree of deformation) in both valence states. By maintaining its crystallinity, both the physical stresses on the memory element may be reduced and the reversibility of the process may be easier to achieve.
  • The mixed electronic ionic conductor 705 is similar, and in some cases identical, to the electrolytic tunnel barrier 505 of FIGS. 6A and 6B. Like the electrolytic tunnel barrier 505, the mixed electronic ionic conductor 705 is both an electrolyte and creates a high electric field that promotes ionic movement. However, whether the mixed electronic ionic conductor 705 promotes actual tunneling is not critical.
  • In FIG. 8A the mixed electronic ionic conductor 705 also acts as an oxygen repository, temporarily holding oxygen until an opposite polarity voltage pulse pushes the oxygen back into the mixed valence oxide 710. In FIG. 8B a separate oxygen repository 715 layer is used to hold the oxygen. The oxygen repository 715 may be identical to the previously described complementary reservoir 615 or even certain types of oxygen reservoirs 635 such as IrOx. If a redox reaction creates an oxide in the oxygen repository 715, the activation energy required to disassociate the oxygen from the oxide will influence whether the memory is used as a one time programmable memory or a rewritable memory.
  • In one specific embodiment that is similar to an inverted embodiment of what is shown in FIG. 8A, the bottom electrode 520 might be a 500 Angstrom layer of platinum, DC magnetron sputtered with 180 watts applied to a platinum target in 4 mTorr of argon at 450° C. and then cooled in-situ for at least 10 minutes in the sputter ambient gas environment of 4 mTorr of argon.
  • The mixed valence oxide 710 might be a 500 Angstrom layer of a PCMO perovskite, rf magnetron sputtered in 10 mTorr of argon at 550° C. by applying 120 watts to a Pr0.7Ca0.3MnO3 target (made with hot isostatic pressing or HIP), afterwards cooled in-situ for 10 minutes in the sputter ambient gas environment of 10 mTorr of argon, then cooled for another 10 minutes in a load lock chamber at 600 Torr of oxygen.
  • The mixed electronic ionic conductor 705 might be 20 or 30 Angstroms of some type of AlOx, rf magnetron sputtered in 4 mTorr of argon with 1% oxygen at 300° C. by applying 150 watts to an Al2O3 target (also made with HIP), and then annealed for 30 minutes at 250° C. in the sputter ambient gas environment of 4 mTorr of argon with 1% O2.
  • If an embodiment similar to FIG. 8B were desired, an oxygen repository 715 of 200 Angstroms of aluminum metal could be DC magnetron sputtered with 250 watts applied to an aluminum target in 4 mTorr of argon at 25° C.
  • The top electrode 515 might be 500 Angstroms of platinum, DC magnetron sputtered with 180 watts applied to a platinum target in 4 mTorr of argon at 25° C.
  • Concluding Remarks
  • Although the invention has been described in its presently contemplated best mode, it is clear that it is susceptible to numerous modifications, modes of operation and embodiments, all within the ability and skill of those familiar with the art and without exercise of further inventive activity. For example, although the ion reservoir was described as being negative in connection with the oxygen reservoir, a positively charged ion reservoir may have the same functionality, as long as the other physical requirements of the specific embodiments are met. Furthermore, while the theories provided above are one possible explanation of how the various materials interact, the inventors do not wish to be bound by any theoretical explanation. Accordingly, that which is intended to be protected by Letters Patent is set forth in the claims and includes all variations and modifications that fall within the spirit and scope of the claims.

Claims (42)

1. A memory element comprising:
a mixed valence conductive oxide that is less conductive in its oxygen deficient state; and
an electrolytic tunnel barrier that is an electrolyte to oxygen and promotes an electric field effective to cause oxygen ionic motion.
2. The memory element of claim 1, wherein the mixed valence conductive oxide has a substantially crystalline structure.
3. The memory element of claim 2, wherein the mixed valence conductive oxide is placed in its oxygen deficient state during normal operation and retains its substantially crystalline structure during normal operation.
4. The memory element of claim 1, wherein less than the entire mixed valence conductive oxide is placed in the oxygen deficient state during normal operation.
5. The memory element of claim 1, wherein strata of the mixed valence conductive oxide closer to the electrolytic tunnel barrier is placed in a more oxygen deficient state during normal operation than strata further away from the electrolytic tunnel barrier.
6. The memory element of claim 1, wherein strata of the mixed valence conductive oxide closer to the electrolytic tunnel barrier exhibits a larger change in valence state during normal operation than strata further away from the electrolytic tunnel barrier.
7. The memory element of claim 1, wherein a conductivity of the memory element is indicative of a memory state and the memory state can be determined non-destructively.
8. The memory element of claim 1, wherein the electric field causes oxygen from the mixed valence conductive oxide to move into the electrolytic tunnel barrier during normal operation.
9. The memory element of claim 8, wherein the electric field causes oxygen from the mixed valence conductive oxide to move all the way through the electrolytic tunnel barrier during normal operation.
10. The memory element of claim 1, wherein the memory element is part of a memory cell having a feature size of not more than about 4 f2, f being the minimum fabrication line width.
11. The memory element of claim 10, wherein the memory cell has an effective feature size of not more than about 1 f2, whereby an effective feature size may include memory cells stacked upon each other vertically.
12. The memory element of claim 11, wherein the memory cell has an effective feature size of not more than about than about 0.5 f2, whereby an effective feature size may include the number of bits that can be stored In each memory cell.
13. A memory element, comprising:
a tunneling barrier having a tunnel barrier width; and
a conductive material having a low conductivity region that forms an effective tunnel barrier width greater than the tunnel barrier width, the low conductivity region being responsive to a voltage across the memory element.
14. The memory element of claim 13, wherein a conductivity of the memory element is indicative of a memory state and the memory state can be determined non-destructively.
15. The memory element of claim 13, wherein an electric field causes anion motion from the conductive material into the tunneling barrier during normal operation.
16. The memory element of claim 15, wherein the electric field causes anion motion from the conductive material through the tunneling barrier during normal operation.
17. The memory element of claim 13, wherein the conductive material has a substantially crystalline structure.
18. The memory element of claim 17, wherein the conductive material retains its substantially crystalline structure during normal operation.
19. The memory element of claim 13, wherein forming does not significantly contribute to an overall conductivity of the memory element during normal operation, whereby forming is localized filamentary movement of an anode material.
20. The memory element of claim 13, wherein the memory element is part of a memory cell having a feature size of not more than about 4 f2, being the minimum fabrication line width.
21. The memory element of claim 20, wherein the memory cell has an effective feature size of not more than about 1 f2, whereby an effective feature size may include memory cells stacked upon each other vertically.
22. The memory element of claim 21, wherein the memory cell has an effective feature size of not more than about than about 0.5 f2, whereby an effective feature size may include the number of bits that can be stored in each memory cell.
23. A two terminal electrical device, comprising:
a tunneling barrier having a tunnel barrier width of less than approximately 50 angstroms; and
a conductive material in series with the tunneling barrier,
wherein the tunneling barrier In series with the conductive material has a first conductivity at a read voltage and a second conductivity at the read voltage after applying a programming voltage.
24. The two terminal electrical device of claim 23, wherein the conductivity of the electrical device is indicative of a memory state and the memory state can be determined non-destructively.
25. The two terminal electrical device of claim 23, wherein the electric field causes anion motion from the conductive material into the tunneling barrier during normal operation.
26. The two terminal electrical device of claim 25, wherein the electric field causes anion motion from the conductive material through the tunneling barrier during normal operation.
27. The two terminal electrical device of claim 23, wherein the conductive material has a substantially crystalline structure.
28. The two terminal electrical device of claim 27, wherein the conductive material retains its substantially crystalline structure during normal operation.
29. The two terminal electrical device of claim 23, wherein forming does not significantly contribute to an overall conductivity of the electrical device during normal operation, whereby forming is localized filamentary movement of an anode material.
30. The two terminal electrical device of claim 23, wherein the two terminal electrical device is part of a memory cell having a feature size of not more than about 4 f2, f being the minimum fabrication line width.
31. The two terminal electrical device of claim 30, wherein the memory cell has an effective feature size of not more than about 1 f2, whereby an effective feature size may include memory cells stacked upon each other vertically.
32. The two terminal electrical device of claim 31, wherein the memory cell has an effective feature size of not more than about than about 0.5 f2, whereby an effective feature size may include the number of bits that can be stored in each memory cell.
33. A two terminal electrical device, comprising:
an insulating material of less than approximately 50 angstroms, having a conduction mechanism including tunneling during both reading and writing; and
a conductive material coupled directly or indirectly with the insulating material,
wherein the two terminal electrical device has a first conductivity at a read voltage and a second conductivity at the read voltage after applying a programming voltage.
34. The two terminal electrical device of claim 33, wherein the conductivity of the two terminal electrical device is indicative of a memory state and the memory state can be determined non-destructively.
35. The two terminal electrical device of claim 33, wherein an electric field causes anion motion from the conductive material into the Insulating material during normal operation.
36. The two terminal electrical device of claim 35, wherein the electric field causes anion motion from the conductive material through the insulating material during normal operation.
37. The two terminal electrical device of claim 33, wherein the conductive material has a substantially crystalline structure.
38. The two terminal electrical device of claim 37, wherein the conductive material retains its substantially crystalline structure during normal operation.
39. The two terminal electrical device of claim 33, wherein forming does not significantly contribute to an overall conductivity of the two terminal electrical device during normal operation, whereby forming is localized filamentary movement of an anode material.
40. The two terminal electrical device of claim 33, wherein the two terminal electrical device is part of a memory cell having a feature size of not more than about 4 f2, f being the minimum fabrication line width.
41. The two terminal electrical device of claim 40, wherein the memory cell has an effective feature size of not more than about 1 f2, whereby an effective feature size may include memory cells stacked upon each other vertically.
42. The two terminal electrical device of claim 41, wherein the memory cell has an effective feature size of not more than about than about 0.5 f2, whereby an effective feature size may include the number of bits that can be stored in each memory cell.
US11/095,026 2004-02-06 2005-03-30 Memory using mixed valence conductive oxides Abandoned US20060171200A1 (en)

Priority Applications (37)

Application Number Priority Date Filing Date Title
US11/095,026 US20060171200A1 (en) 2004-02-06 2005-03-30 Memory using mixed valence conductive oxides
KR1020077005463A KR20070047341A (en) 2004-09-03 2005-09-01 Memory using mixed valence conductive oxides
PCT/US2005/031913 WO2006029228A2 (en) 2004-09-03 2005-09-01 Memory using mixed valence conductive oxides
CN200580038024.5A CN101057298B (en) 2004-09-03 2005-09-01 Memory and method for forming memory effect
EP10182254A EP2284840A3 (en) 2004-09-03 2005-09-01 Memory using mixed valence conductive oxides
JP2007530487A JP2008512857A (en) 2004-09-03 2005-09-01 Memory using mixed valence conductive oxide
EP05794930A EP1800314A2 (en) 2004-09-03 2005-09-01 Memory using mixed valence conductive oxides
CN2012101934211A CN102694122A (en) 2004-09-03 2005-09-01 Two terminal re-writeable non-volatile ion transport memory device
US12/004,292 US8020132B2 (en) 2004-02-06 2007-12-19 Combined memories in integrated circuits
US12/069,105 US9058300B2 (en) 2005-03-30 2008-02-07 Integrated circuits and methods to control access to multiple layers of memory
US12/456,677 US20090303773A1 (en) 2004-02-06 2009-06-18 Multi-terminal reversibly switchable memory device
US12/456,627 US20090303772A1 (en) 2004-02-06 2009-06-18 Two-Terminal Reversibly Switchable Memory Device
US13/224,173 US8141021B2 (en) 2004-02-06 2011-09-01 Combined memories in integrated circuits
US13/329,063 US20120087174A1 (en) 2004-09-03 2011-12-16 Two Terminal Re Writeable Non Volatile Ion Transport Memory Device
US13/425,256 US8347254B2 (en) 2004-02-06 2012-03-20 Combined memories in integrated circuits
JP2012175072A JP2012238893A (en) 2004-09-03 2012-08-07 Memory using mixed valence conductive oxides
US14/024,946 US8929126B2 (en) 2005-03-30 2013-09-12 Array voltage regulating technique to enable data operations on large cross-point memory arrays with resistive memory elements
US14/150,521 US8988930B2 (en) 2005-03-30 2014-01-08 Access signal adjustment circuits and methods for memory cells in a cross-point array
US14/453,982 US9484533B2 (en) 2005-03-30 2014-08-07 Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US14/463,518 US9159913B2 (en) 2004-02-06 2014-08-19 Two-terminal reversibly switchable memory device
US14/476,632 US9129668B2 (en) 2005-03-30 2014-09-03 Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US14/526,894 US10002646B2 (en) 2005-03-30 2014-10-29 Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US14/568,025 US9401202B2 (en) 2005-03-30 2014-12-11 Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US14/624,891 US9299427B2 (en) 2005-03-30 2015-02-18 Access signal adjustment circuits and methods for memory cells in a cross-point array
US14/685,342 US9378825B2 (en) 2005-03-30 2015-04-13 Buffering systems for accessing multiple layers of memory in integrated circuits
US14/827,292 US9384806B2 (en) 2005-03-30 2015-08-15 Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US14/844,805 US9831425B2 (en) 2004-02-06 2015-09-03 Two-terminal reversibly switchable memory device
US15/052,627 US9514811B2 (en) 2005-03-30 2016-02-24 Access signal adjustment circuits and methods for memory cells in a cross-point array
US15/181,161 US9715910B2 (en) 2005-03-30 2016-06-13 Buffering systems for accessing multiple layers of memory in integrated circuits
US15/197,482 US9870809B2 (en) 2005-03-30 2016-06-29 Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US15/213,756 US9720611B2 (en) 2005-03-30 2016-07-19 Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US15/338,857 US9818799B2 (en) 2005-03-30 2016-10-31 Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US15/366,293 US9767899B2 (en) 2005-03-30 2016-12-01 Access signal conditioning for memory cells in an array
US15/797,452 US10224480B2 (en) 2004-02-06 2017-10-30 Two-terminal reversibly switchable memory device
US16/262,841 US10680171B2 (en) 2004-02-06 2019-01-30 Two-terminal reversibly switchable memory device
US16/864,051 US11063214B2 (en) 2004-02-06 2020-04-30 Two-terminal reversibly switchable memory device
US17/194,609 US11672189B2 (en) 2004-02-06 2021-03-08 Two-terminal reversibly switchable memory device

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/773,549 US7082052B2 (en) 2004-02-06 2004-02-06 Multi-resistive state element with reactive metal
US10/934,951 US7538338B2 (en) 2004-09-03 2004-09-03 Memory using variable tunnel barrier widths
US11/095,026 US20060171200A1 (en) 2004-02-06 2005-03-30 Memory using mixed valence conductive oxides

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US10/773,549 Continuation-In-Part US7082052B2 (en) 2004-02-06 2004-02-06 Multi-resistive state element with reactive metal
US10/934,951 Continuation-In-Part US7538338B2 (en) 2004-02-06 2004-09-03 Memory using variable tunnel barrier widths

Related Child Applications (4)

Application Number Title Priority Date Filing Date
US12/004,292 Continuation US8020132B2 (en) 2004-02-06 2007-12-19 Combined memories in integrated circuits
US12/456,677 Continuation US20090303773A1 (en) 2004-02-06 2009-06-18 Multi-terminal reversibly switchable memory device
US12/456,627 Continuation US20090303772A1 (en) 2004-02-06 2009-06-18 Two-Terminal Reversibly Switchable Memory Device
US13/329,063 Continuation US20120087174A1 (en) 2004-09-03 2011-12-16 Two Terminal Re Writeable Non Volatile Ion Transport Memory Device

Publications (1)

Publication Number Publication Date
US20060171200A1 true US20060171200A1 (en) 2006-08-03

Family

ID=35744697

Family Applications (13)

Application Number Title Priority Date Filing Date
US11/095,026 Abandoned US20060171200A1 (en) 2004-02-06 2005-03-30 Memory using mixed valence conductive oxides
US12/004,292 Expired - Fee Related US8020132B2 (en) 2004-02-06 2007-12-19 Combined memories in integrated circuits
US12/456,627 Abandoned US20090303772A1 (en) 2004-02-06 2009-06-18 Two-Terminal Reversibly Switchable Memory Device
US12/456,677 Abandoned US20090303773A1 (en) 2004-02-06 2009-06-18 Multi-terminal reversibly switchable memory device
US13/224,173 Active US8141021B2 (en) 2004-02-06 2011-09-01 Combined memories in integrated circuits
US13/329,063 Abandoned US20120087174A1 (en) 2004-09-03 2011-12-16 Two Terminal Re Writeable Non Volatile Ion Transport Memory Device
US13/425,256 Active US8347254B2 (en) 2004-02-06 2012-03-20 Combined memories in integrated circuits
US14/463,518 Expired - Lifetime US9159913B2 (en) 2004-02-06 2014-08-19 Two-terminal reversibly switchable memory device
US14/844,805 Expired - Lifetime US9831425B2 (en) 2004-02-06 2015-09-03 Two-terminal reversibly switchable memory device
US15/797,452 Expired - Lifetime US10224480B2 (en) 2004-02-06 2017-10-30 Two-terminal reversibly switchable memory device
US16/262,841 Expired - Lifetime US10680171B2 (en) 2004-02-06 2019-01-30 Two-terminal reversibly switchable memory device
US16/864,051 Expired - Lifetime US11063214B2 (en) 2004-02-06 2020-04-30 Two-terminal reversibly switchable memory device
US17/194,609 Active 2024-11-08 US11672189B2 (en) 2004-02-06 2021-03-08 Two-terminal reversibly switchable memory device

Family Applications After (12)

Application Number Title Priority Date Filing Date
US12/004,292 Expired - Fee Related US8020132B2 (en) 2004-02-06 2007-12-19 Combined memories in integrated circuits
US12/456,627 Abandoned US20090303772A1 (en) 2004-02-06 2009-06-18 Two-Terminal Reversibly Switchable Memory Device
US12/456,677 Abandoned US20090303773A1 (en) 2004-02-06 2009-06-18 Multi-terminal reversibly switchable memory device
US13/224,173 Active US8141021B2 (en) 2004-02-06 2011-09-01 Combined memories in integrated circuits
US13/329,063 Abandoned US20120087174A1 (en) 2004-09-03 2011-12-16 Two Terminal Re Writeable Non Volatile Ion Transport Memory Device
US13/425,256 Active US8347254B2 (en) 2004-02-06 2012-03-20 Combined memories in integrated circuits
US14/463,518 Expired - Lifetime US9159913B2 (en) 2004-02-06 2014-08-19 Two-terminal reversibly switchable memory device
US14/844,805 Expired - Lifetime US9831425B2 (en) 2004-02-06 2015-09-03 Two-terminal reversibly switchable memory device
US15/797,452 Expired - Lifetime US10224480B2 (en) 2004-02-06 2017-10-30 Two-terminal reversibly switchable memory device
US16/262,841 Expired - Lifetime US10680171B2 (en) 2004-02-06 2019-01-30 Two-terminal reversibly switchable memory device
US16/864,051 Expired - Lifetime US11063214B2 (en) 2004-02-06 2020-04-30 Two-terminal reversibly switchable memory device
US17/194,609 Active 2024-11-08 US11672189B2 (en) 2004-02-06 2021-03-08 Two-terminal reversibly switchable memory device

Country Status (6)

Country Link
US (13) US20060171200A1 (en)
EP (2) EP2284840A3 (en)
JP (2) JP2008512857A (en)
KR (1) KR20070047341A (en)
CN (1) CN102694122A (en)
WO (1) WO2006029228A2 (en)

Cited By (117)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060267086A1 (en) * 2005-05-31 2006-11-30 International Business Machines Corporation Memory device and method of manufacturing the device by simultaneously conditioning transition metal oxide layers in a plurality of memory cells
US20070286009A1 (en) * 2006-06-08 2007-12-13 Unity Semiconductor Corporation Serial memory interface
US20080005459A1 (en) * 2006-06-28 2008-01-03 Robert Norman Performing data operations using non-volatile third dimension memory
US20080043559A1 (en) * 2006-08-18 2008-02-21 Unity Semiconductor Corporation Memory power management
US20080084727A1 (en) * 2006-10-05 2008-04-10 Robert Norman Scaleable memory systems using third dimension memory
US20080109775A1 (en) * 2004-02-06 2008-05-08 Unity Semiconductor Corporation Combined memories in integrated circuits
US20080149911A1 (en) * 2006-12-21 2008-06-26 International Business Machines Corporation Programmable-resistance memory cell
US20080175072A1 (en) * 2007-01-19 2008-07-24 Robert Norman Fast data access through page manipulation
US20080185567A1 (en) * 2007-02-05 2008-08-07 Nitin Kumar Methods for forming resistive switching memory elements
US20080185573A1 (en) * 2007-02-05 2008-08-07 Zhi-Wen Sun Methods for forming resistive switching memory elements
US20080219039A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Nonvolatile memory elements with metal-deficient resistive-switching metal oxides
US20080220601A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Methods for forming nonvolatile memory elements with resistive-switching metal oxides
US20080278990A1 (en) * 2007-05-09 2008-11-13 Pragati Kumar Resistive-switching nonvolatile memory elements
US20090026434A1 (en) * 2007-07-25 2009-01-29 Malhotra Sandra G Nonvolatile memory elements
US20090048819A1 (en) * 2007-08-16 2009-02-19 Unity Semiconductor Corporation Multiple-type memory
US20090049274A1 (en) * 2007-08-16 2009-02-19 Unity Semiconductor Corporation Circuitry and method for indicating a memory
US20090059036A1 (en) * 2007-08-31 2009-03-05 Unity Semiconductor Corporation Memory Emulation in an image capture device
US20090154232A1 (en) * 2007-12-12 2009-06-18 Unity Semiconductor Corporation Disturb control circuits and methods to control memory disturbs among multiple layers of memory
US20090164707A1 (en) * 2007-12-22 2009-06-25 Unity Semiconductor Corporation Method and system for accessing non-volatile memory
US20090167496A1 (en) * 2007-12-31 2009-07-02 Unity Semiconductor Corporation Radio frequency identification transponder memory
US20090171650A1 (en) * 2007-12-27 2009-07-02 Unity Semiconductor Corporation Non-Volatile memories in interactive entertainment systems
US20090198485A1 (en) * 2008-02-06 2009-08-06 Unity Semiconductor Corporation Integrated circults to control access to multiple layers of memory in a solid state drive
US20090225582A1 (en) * 2008-03-07 2009-09-10 Unity Semiconductor Corporation Data retention structure for non-volatile memory
US20090250681A1 (en) * 2008-04-08 2009-10-08 John Smythe Non-Volatile Resistive Oxide Memory Cells, Non-Volatile Resistive Oxide Memory Arrays, And Methods Of Forming Non-Volatile Resistive Oxide Memory Cells And Memory Arrays
US20090272960A1 (en) * 2008-05-02 2009-11-05 Bhaskar Srinivasan Non-Volatile Resistive Oxide Memory Cells, and Methods Of Forming Non-Volatile Resistive Oxide Memory Cells
US20090273087A1 (en) * 2008-05-01 2009-11-05 Wayne French Closed-loop sputtering controlled to enhance electrical characteristics in deposited layer
US20090272962A1 (en) * 2008-05-01 2009-11-05 Pragati Kumar Reduction of forming voltage in semiconductor devices
US20090272961A1 (en) * 2008-05-01 2009-11-05 Michael Miller Surface treatment to improve resistive-switching characteristics
US20090316467A1 (en) * 2008-06-18 2009-12-24 Jun Liu Memory Device Constructions, Memory Cell Forming Methods, and Semiconductor Construction Forming Methods
US20090317540A1 (en) * 2008-06-18 2009-12-24 Gurtej Sandhu Methods Of Forming A Non-Volatile Resistive Oxide Memory Array
US7678607B2 (en) 2007-02-05 2010-03-16 Intermolecular, Inc. Methods for forming resistive switching memory elements
US20100102289A1 (en) * 2008-10-27 2010-04-29 Seagate Technology Llc Nonvolatile resistive memory devices
US20100155953A1 (en) * 2008-12-19 2010-06-24 Unity Semiconductor Corporation Conductive oxide electrodes
US20100195363A1 (en) * 2009-01-30 2010-08-05 Unity Semiconductor Corporation Multiple layers of memory implemented as different memory technology
US20100195409A1 (en) * 2009-01-30 2010-08-05 Unity Semiconductor Corporation Fuse elemetns based on two-terminal re-writeable non-volatile memory
US20100200832A1 (en) * 2007-08-22 2010-08-12 Fujitsu Limited Resistance variable element
US20100220527A1 (en) * 2009-03-02 2010-09-02 Unity Semiconductor Corporation Non-volatile FIFO with third dimension memory
US20100271863A1 (en) * 2008-01-15 2010-10-28 Jun Liu Memory Cells, Memory Cell Programming Methods, Memory Cell Reading Methods, Memory Cell Operating Methods, and Memory Devices
US20100330269A1 (en) * 2009-06-30 2010-12-30 Hanhong Chen Titanium-Based High-K Dielectric Films
US20110007544A1 (en) * 2009-07-13 2011-01-13 Seagate Technology Llc Non-Volatile Memory with Active Ionic Interface Region
US20110051494A1 (en) * 2008-05-17 2011-03-03 Forschungszentrum Juelich Gmbh Memory having tunnel barrier and method for writing and reading information to and from this memory
US7932548B2 (en) 2006-07-14 2011-04-26 4D-S Pty Ltd. Systems and methods for fabricating self-aligned memory cell
US20110188282A1 (en) * 2010-02-02 2011-08-04 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
US20110188283A1 (en) * 2010-02-01 2011-08-04 Unity Semiconductor Corporation Circuits and techniques to compensate data signals for variations of parameters affecting memory cells in cross-point arrays
US7996600B2 (en) 2007-08-30 2011-08-09 Unity Semiconductor Corporation Memory emulation in an electronic organizer
US20110220862A1 (en) * 2009-07-13 2011-09-15 Koji Arita Resistance variable element and resistance variable memory device
WO2011152858A2 (en) * 2010-06-04 2011-12-08 Micron Technology, Inc. Oxide based memory
US8101937B2 (en) 2007-07-25 2012-01-24 Intermolecular, Inc. Multistate nonvolatile memory elements
US8129704B2 (en) 2008-05-01 2012-03-06 Intermolecular, Inc. Non-volatile resistive-switching memories
EP2443657A1 (en) * 2009-09-04 2012-04-25 Hewlett-Packard Development Company, L.P. Memristors based on mixed-metal-valence compounds
US20120211716A1 (en) * 2011-02-23 2012-08-23 Unity Semiconductor Corporation Oxygen ion implanted conductive metal oxide re-writeable non-volatile memory device
US8270193B2 (en) 2010-01-29 2012-09-18 Unity Semiconductor Corporation Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US20120284480A1 (en) * 2011-05-04 2012-11-08 Micron Technology, Inc. Memory systems, memory controllers, memory modules and methods for interfacing with memory modules
US8308915B2 (en) 2006-09-14 2012-11-13 4D-S Pty Ltd. Systems and methods for magnetron deposition
US20130010525A1 (en) * 2010-09-22 2013-01-10 Micron Technology, Inc. Reactive metal implated oxide based memory
US8395199B2 (en) 2006-03-25 2013-03-12 4D-S Pty Ltd. Systems and methods for fabricating self-aligned memory cell
US8411477B2 (en) 2010-04-22 2013-04-02 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells, methods of forming arrays of vertically stacked tiers of non-volatile cross point memory cells, and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells
US8427859B2 (en) 2010-04-22 2013-04-23 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells, methods of forming arrays of vertically stacked tiers of non-volatile cross point memory cells, and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells
US8431458B2 (en) 2010-12-27 2013-04-30 Micron Technology, Inc. Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells
US8454810B2 (en) 2006-07-14 2013-06-04 4D-S Pty Ltd. Dual hexagonal shaped plasma source
US8466031B2 (en) 2011-05-27 2013-06-18 Micron Technology, Inc. Mixed valent oxide memory and method
US20130163306A1 (en) * 2010-07-15 2013-06-27 Fudan University One-Time Programmable Memory Cell, Memory and Manufacturing Method Thereof
US8493771B2 (en) 2009-12-18 2013-07-23 Unity Semiconductor Corporation Non-volatile memory device ion barrier
US8537592B2 (en) 2011-04-15 2013-09-17 Micron Technology, Inc. Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells
US8559209B2 (en) 2011-06-10 2013-10-15 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large cross-point memory arrays with resistive memory elements
US8565003B2 (en) 2011-06-28 2013-10-22 Unity Semiconductor Corporation Multilayer cross-point memory array having reduced disturb susceptibility
US8610099B2 (en) 2011-08-15 2013-12-17 Unity Semiconductor Corporation Planar resistive memory integration
US8634224B2 (en) 2010-08-12 2014-01-21 Micron Technology, Inc. Memory cells, non-volatile memory arrays, methods of operating memory cells, methods of writing to and reading from a memory cell, and methods of programming a memory cell
US8637413B2 (en) 2011-12-02 2014-01-28 Sandisk 3D Llc Nonvolatile resistive memory element with a passivated switching layer
US8659001B2 (en) 2011-09-01 2014-02-25 Sandisk 3D Llc Defect gradient to boost nonvolatile memory performance
US20140054709A1 (en) * 2012-08-27 2014-02-27 Micron Technology, Inc. Transistor Devices, Memory Cells, And Arrays Of Memory Cells
US8681531B2 (en) 2011-02-24 2014-03-25 Micron Technology, Inc. Memory cells, methods of forming memory cells, and methods of programming memory cells
US8686386B2 (en) 2012-02-17 2014-04-01 Sandisk 3D Llc Nonvolatile memory device using a varistor as a current limiter element
US8698119B2 (en) 2012-01-19 2014-04-15 Sandisk 3D Llc Nonvolatile memory device using a tunnel oxide as a current limiter element
US8737151B2 (en) 2007-07-26 2014-05-27 Unity Semiconductor Corporation Low read current architecture for memory
US8753949B2 (en) 2010-11-01 2014-06-17 Micron Technology, Inc. Nonvolatile memory cells and methods of forming nonvolatile memory cells
US8759809B2 (en) 2010-10-21 2014-06-24 Micron Technology, Inc. Integrated circuitry comprising nonvolatile memory cells having platelike electrode and ion conductive material layer
US8791447B2 (en) 2011-01-20 2014-07-29 Micron Technology, Inc. Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells
US8791445B2 (en) 2012-03-01 2014-07-29 Intermolecular, Inc. Interfacial oxide used as switching layer in a nonvolatile resistive memory element
US8811063B2 (en) 2010-11-01 2014-08-19 Micron Technology, Inc. Memory cells, methods of programming memory cells, and methods of forming memory cells
US8867261B2 (en) 2010-02-15 2014-10-21 Micron Technology, Inc. Memcapacitor devices, field effect transistor devices, and, non-volatile memory arrays
US8866121B2 (en) 2011-07-29 2014-10-21 Sandisk 3D Llc Current-limiting layer and a current-reducing layer in a memory device
US8883557B1 (en) 2013-09-03 2014-11-11 Intermolecular, Inc. Controlling composition of multiple oxides in resistive switching layers using atomic layer deposition
US8891276B2 (en) 2011-06-10 2014-11-18 Unity Semiconductor Corporation Memory array with local bitlines and local-to-global bitline pass gates and gain stages
US8902639B2 (en) 2010-02-15 2014-12-02 Micron Technology, Inc. Cross-point memory cells, non-volatile memory arrays, methods of reading a memory cell, methods of programming a memory cell, methods of writing to and reading from a memory cell, and computer systems
US8907314B2 (en) 2012-12-27 2014-12-09 Intermolecular, Inc. MoOx-based resistance switching materials
US8937292B2 (en) 2011-08-15 2015-01-20 Unity Semiconductor Corporation Vertical cross point arrays for ultra high density memory applications
US8976566B2 (en) 2010-09-29 2015-03-10 Micron Technology, Inc. Electronic devices, memory devices and memory arrays
US9047940B2 (en) 2013-01-10 2015-06-02 Intermolecular, Inc. Resistive random access memory cells having variable switching characteristics
US9105704B2 (en) 2012-12-20 2015-08-11 Intermolecular, Inc. Method of depositing films with narrow-band conductive properties
US9117495B2 (en) 2011-06-10 2015-08-25 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US20150249113A1 (en) * 2014-02-28 2015-09-03 Kabushiki Kaisha Toshiba Nonvolatile memory device
US20150269971A1 (en) * 2008-02-05 2015-09-24 Iii Holdings 1, Llc Method for reading a third-dimensional embedded re-writeable non-volatile memory and registers
US9343665B2 (en) 2008-07-02 2016-05-17 Micron Technology, Inc. Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array
US9368195B2 (en) * 2014-11-17 2016-06-14 SK Hynix Inc. Memory system for processing data from memory device, and method of operating the same
US9412421B2 (en) 2010-06-07 2016-08-09 Micron Technology, Inc. Memory arrays
US9454997B2 (en) 2010-12-02 2016-09-27 Micron Technology, Inc. Array of nonvolatile memory cells having at least five memory cells per unit cell, having a plurality of the unit cells which individually comprise three elevational regions of programmable material, and/or having a continuous volume having a combination of a plurality of vertically oriented memory cells and a plurality of horizontally oriented memory cells; array of vertically stacked tiers of nonvolatile memory cells
US9472301B2 (en) 2013-02-28 2016-10-18 Sandisk Technologies Llc Dielectric-based memory cells having multi-level one-time programmable and bi-level rewriteable operating modes and methods of forming the same
US9484533B2 (en) 2005-03-30 2016-11-01 Unity Semiconductor Corporation Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US9553263B1 (en) * 2015-11-06 2017-01-24 Micron Technology, Inc. Resistive memory elements including buffer materials, and related memory cells, memory devices, electronic systems
US20170155043A1 (en) * 2015-11-26 2017-06-01 Winbond Electronics Corp. Resistive random access memory including layer for preventing hydrogen diffusion and method of fabricating the same
WO2017106515A1 (en) * 2015-12-17 2017-06-22 Microsemi SoC Corporation Low leakage resistive random access memory cells and processes for fabricating same
US9704573B1 (en) 2016-09-30 2017-07-11 Microsemi SoC Corporation Three-transistor resistive random access memory cells
US9715910B2 (en) 2005-03-30 2017-07-25 Iii Holdings 1, Llc Buffering systems for accessing multiple layers of memory in integrated circuits
US9899450B2 (en) 2015-09-15 2018-02-20 The Regents Of The University Of California Memristors and method for fabricating memristors
US9990993B2 (en) 2016-09-29 2018-06-05 Microsemi SoC Corporation Three-transistor resistive random access memory cells
US10128852B2 (en) 2015-12-17 2018-11-13 Microsemi SoC Corporation Low leakage ReRAM FPGA configuration cell
US10147485B2 (en) 2016-09-29 2018-12-04 Microsemi Soc Corp. Circuits and methods for preventing over-programming of ReRAM-based memory cells
US10256822B2 (en) 2009-07-02 2019-04-09 Microsemi Soc Corp. Front to back resistive random access memory cells
US10340312B2 (en) 2004-02-06 2019-07-02 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US10355001B2 (en) 2012-02-15 2019-07-16 Micron Technology, Inc. Memories and methods to provide configuration information to controllers
US10374155B2 (en) 2006-10-03 2019-08-06 Hewlett Packard Enterprise Development Lp Electrically actuated switch
US10522224B2 (en) 2017-08-11 2019-12-31 Microsemi Soc Corp. Circuitry and methods for programming resistive random access memory devices
US10546633B2 (en) 2016-12-09 2020-01-28 Microsemi Soc Corp. Resistive random access memory cell
US10566056B2 (en) 2011-06-10 2020-02-18 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US10586765B2 (en) 2017-06-22 2020-03-10 Tokyo Electron Limited Buried power rails
US20210184113A1 (en) * 2019-12-17 2021-06-17 International Business Machines Corporation Conductive Oxide Diffusion Barrier for Laser Crystallization

Families Citing this family (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006245280A (en) * 2005-03-03 2006-09-14 Matsushita Electric Ind Co Ltd Field effect transistor and its operation method
US9058300B2 (en) * 2005-03-30 2015-06-16 Unity Semiconductor Corporation Integrated circuits and methods to control access to multiple layers of memory
US7536669B1 (en) * 2006-08-30 2009-05-19 Xilinx, Inc. Generic DMA IP core interface for FPGA platform design
JP5007724B2 (en) * 2006-09-28 2012-08-22 富士通株式会社 Variable resistance element
US8058643B2 (en) 2006-09-29 2011-11-15 The Board Of Trustees Of The Leland Stanford Junior University Electrochemical memory with internal boundary
US7724562B2 (en) 2006-11-02 2010-05-25 The Board Of Trustees Of The Leland Stanford Junior University Electrochemical memory with heater
US20090164203A1 (en) * 2007-12-23 2009-06-25 Unity Semiconductor Corporation Non-volatile memory compiler
US20090164744A1 (en) * 2007-12-24 2009-06-25 Unity Semiconductor Corporation Memory access protection
US7652502B2 (en) 2007-12-29 2010-01-26 Unity Semiconductor Corporation Field programmable gate arrays using resistivity sensitive memories
US7652501B2 (en) 2008-01-07 2010-01-26 Unity Semiconductor Corporation Programmable logic device structure using third dimensional memory
WO2009122567A1 (en) * 2008-04-01 2009-10-08 株式会社 東芝 Information recording/reproducing device
US8098520B2 (en) * 2008-04-25 2012-01-17 Seagate Technology Llc Storage device including a memory cell having multiple memory layers
WO2010004705A1 (en) * 2008-07-11 2010-01-14 パナソニック株式会社 Nonvolatile memory element, method for manufacturing the nonvolatile memory element, and nonvolatile semiconductor device using the nonvolatile memory element
WO2010038423A1 (en) 2008-10-01 2010-04-08 パナソニック株式会社 Nonvolatile storage element and nonvolatile storage device using same
US20100157647A1 (en) * 2008-12-19 2010-06-24 Unity Semiconductor Corporation Memory access circuits and layout of the same for cross-point memory arrays
US20100162037A1 (en) * 2008-12-22 2010-06-24 International Business Machines Corporation Memory System having Spare Memory Devices Attached to a Local Interface Bus
KR20120016044A (en) * 2009-03-27 2012-02-22 휴렛-팩커드 디벨롭먼트 컴퍼니, 엘.피. Switchable junction with intrinsic diode
WO2011136803A1 (en) * 2010-04-30 2011-11-03 Hewlett-Packard Development Company, L.P. Ionic devices containing a membrane between layers
US8735858B2 (en) 2010-04-30 2014-05-27 Hewlett-Packard Development Company, L.P. Ionic devices with interacting species
JP5186634B2 (en) 2010-06-29 2013-04-17 シャープ株式会社 Nonvolatile semiconductor memory device
DE102010026098A1 (en) * 2010-07-05 2012-01-05 Forschungszentrum Jülich GmbH Ionically controlled three-electrode component
JP5690635B2 (en) * 2011-04-06 2015-03-25 国立大学法人鳥取大学 Nonvolatile semiconductor memory device and method of manufacturing the same
KR101912223B1 (en) * 2011-08-16 2019-01-04 삼성전자주식회사 Stacked mram device and memory system having the same
US9024425B2 (en) 2011-09-01 2015-05-05 HangZhou HaiCun Information Technology Co., Ltd. Three-dimensional memory comprising an integrated intermediate-circuit die
US8890300B2 (en) 2011-09-01 2014-11-18 Chengdu Haicun Ip Technology Llc Discrete three-dimensional memory comprising off-die read/write-voltage generator
US8921991B2 (en) 2011-09-01 2014-12-30 Chengdu Haicun Ip Technology Llc Discrete three-dimensional memory
US9117493B2 (en) 2011-09-01 2015-08-25 Chengdu Haicun Ip Technology Llc Discrete three-dimensional memory comprising off-die address/data translator
US9136306B2 (en) 2011-12-29 2015-09-15 Micron Technology, Inc. Memory structures and arrays
US8975727B2 (en) 2012-02-28 2015-03-10 Intermolecular, Inc. Memory cell having an integrated two-terminal current limiting resistor
US8804399B2 (en) * 2012-03-23 2014-08-12 Micron Technology, Inc. Multi-function resistance change memory cells and apparatuses including the same
US9384108B2 (en) 2012-12-04 2016-07-05 International Business Machines Corporation Functional built-in self test for a chip
US9190146B2 (en) 2013-02-28 2015-11-17 Kabushiki Kaisha Toshiba Variable resistance memory system with redundancy lines and shielded bit lines
CN105144383B (en) * 2013-03-21 2019-11-19 汉阳大学校产学协力团 Both-end sub-switch element and resistive memory crosspoint array with two-way switch characteristic
KR102074942B1 (en) * 2013-07-29 2020-02-10 삼성전자 주식회사 Nonvolatile memory transistor and device including the same
CN104978990B (en) * 2014-04-14 2017-11-10 成都海存艾匹科技有限公司 Compact three-dimensional storage
JP6430306B2 (en) 2015-03-19 2018-11-28 東芝メモリ株式会社 Nonvolatile memory device
US9524769B2 (en) * 2015-04-17 2016-12-20 Samsung Electronics Co., Ltd. Smart in-module refresh for DRAM
US9761296B2 (en) 2015-04-17 2017-09-12 Samsung Electronics Co., Ltd. Smart in-module refresh for DRAM
CN106299111B (en) * 2015-06-23 2019-02-05 北京有色金属研究总院 One kind is exempted to electrically activate complementary resistance-variable storing device and preparation method thereof
TWI606448B (en) * 2015-07-29 2017-11-21 國立交通大學 Dielectric fuse memory circuit and operation method thereof
US10482940B2 (en) 2015-12-17 2019-11-19 Hewlett Packard Enterprise Development Lp Computational accuracy in a crossbar array
KR102556818B1 (en) * 2015-12-30 2023-07-19 에스케이하이닉스 주식회사 Synapse and neuromorphic device including the same
US9773978B1 (en) * 2016-08-02 2017-09-26 International Business Machines Corporation Optimal device structures for back-end-of-line compatible mixed ionic electronic conductors materials
US9887351B1 (en) * 2016-09-30 2018-02-06 International Business Machines Corporation Multivalent oxide cap for analog switching resistive memory
WO2018089937A1 (en) * 2016-11-14 2018-05-17 Rambus Inc. Non-volatile memory structure with positioned doping
JP2019057540A (en) * 2017-09-19 2019-04-11 東芝メモリ株式会社 Memory element
US11489112B2 (en) 2017-09-28 2022-11-01 Intel Corporation Resistive random access memory device and methods of fabrication
US10528288B2 (en) 2017-12-20 2020-01-07 International Business Machines Corporation Three-dimensional stacked memory access optimization
FR3076618B1 (en) * 2018-01-05 2023-11-24 Unity Semiconductor METHOD AND SYSTEM FOR OPTICAL INSPECTION OF A SUBSTRATE
JP2019220534A (en) * 2018-06-18 2019-12-26 キオクシア株式会社 Semiconductor storage device and manufacturing method thereof
KR20210117556A (en) 2020-03-19 2021-09-29 에스케이하이닉스 주식회사 non volatile memory device of 3-dimensional structure hainvg resistance having resistance change element
KR20220041567A (en) 2020-09-25 2022-04-01 에스케이하이닉스 주식회사 Variable resistance memory device and manufacturing method of the same

Citations (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3886577A (en) * 1973-09-12 1975-05-27 Energy Conversion Devices Inc Filament-type memory semiconductor device and method of making the same
US5296716A (en) * 1991-01-18 1994-03-22 Energy Conversion Devices, Inc. Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom
US6204139B1 (en) * 1998-08-25 2001-03-20 University Of Houston Method for switching the properties of perovskite materials used in thin film resistors
US6473332B1 (en) * 2001-04-04 2002-10-29 The University Of Houston System Electrically variable multi-state resistance computing
US6487106B1 (en) * 1999-01-12 2002-11-26 Arizona Board Of Regents Programmable microelectronic devices and method of forming and programming same
US20030003675A1 (en) * 2001-06-28 2003-01-02 Hsu Sheng Teng Shared bit line cross point memory array
US6531371B2 (en) * 2001-06-28 2003-03-11 Sharp Laboratories Of America, Inc. Electrically programmable resistance cross point memory
US20030132456A1 (en) * 1998-09-08 2003-07-17 Yoichi Miyai Method of forming cross point type DRAM cell
US20030137869A1 (en) * 1998-12-04 2003-07-24 Kozicki Michael N. Programmable microelectronic device, structure, and system and method of forming the same
US6635603B1 (en) * 1987-01-09 2003-10-21 Lucent Technologies Inc. Devices and systems based on novel superconducting material
US6657888B1 (en) * 2001-05-11 2003-12-02 Board Of Regents Of The University Of Nebraska Application of high spin polarization materials in two terminal non-volatile bistable memory devices
US6731528B2 (en) * 2002-05-03 2004-05-04 Micron Technology, Inc. Dual write cycle programmable conductor memory system and method of operation
US6753561B1 (en) * 2002-08-02 2004-06-22 Unity Semiconductor Corporation Cross point memory array using multiple thin films
US20040141369A1 (en) * 2003-01-20 2004-07-22 Oki Electric Industry Co., Ltd. Semiconductor integrated circuit
US20040159867A1 (en) * 2002-08-02 2004-08-19 Unity Semiconductor Corporation Multi-layer conductive memory device
US20040161888A1 (en) * 2002-08-02 2004-08-19 Unity Semiconductor Corporation Multi-resistive state material that uses dopants
US20040159868A1 (en) * 2002-08-02 2004-08-19 Darrell Rinerson Conductive memory device with barrier electrodes
US20040159828A1 (en) * 2002-08-02 2004-08-19 Unity Semiconductor, Inc. Resistive memory device with a treated interface
US6807088B2 (en) * 2003-02-17 2004-10-19 Kabushiki Kaisha Toshiba Magnetic random access memory and reading method thereof
US6825489B2 (en) * 2001-04-06 2004-11-30 Axon Technologies Corporation Microelectronic device, structure, and system, including a memory structure having a variable programmable property and method of forming the same
US6836421B2 (en) * 2002-08-02 2004-12-28 Unity Semiconductor Corporation Line drivers that fit within a specified line pitch
US6856536B2 (en) * 2002-08-02 2005-02-15 Unity Semiconductor Corporation Non-volatile memory with a single transistor and resistive memory element
US20050135148A1 (en) * 2003-12-22 2005-06-23 Unity Semiconductor Corporation Conductive memory array having page mode and burst mode read capability
US20050151156A1 (en) * 2004-01-13 2005-07-14 Wu Naijuan Switchable resistive perovskite microelectronic device with multi-layer thin film structure
US6939724B2 (en) * 2003-08-13 2005-09-06 Sharp Laboratories Of America, Inc. Method for obtaining reversible resistance switches on a PCMO thin film when integrated with a highly crystallized seed layer
US6972427B2 (en) * 2004-04-29 2005-12-06 Infineon Technologies Ag Switching device for reconfigurable interconnect and method for making the same
US6998698B2 (en) * 2002-06-25 2006-02-14 Sharp Kabushiki Kaisha Memory cell with a perovskite structure varistor
US7002197B2 (en) * 2004-01-23 2006-02-21 Hewlett-Packard Development Company, L.P. Cross point resistive memory array
US7029924B2 (en) * 2003-09-05 2006-04-18 Sharp Laboratories Of America, Inc. Buffered-layer memory cell
US7060586B2 (en) * 2004-04-30 2006-06-13 Sharp Laboratories Of America, Inc. PCMO thin film with resistance random access memory (RRAM) characteristics
US7148533B2 (en) * 2003-05-21 2006-12-12 Sharp Laboratories Of America, Inc. Memory resistance film with controlled oxygen content

Family Cites Families (190)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60109844A (en) 1983-09-27 1985-06-15 メカトロン・システムズ・インコ−ポレ−テツド Method and device for transmitting plurality of electric excitation signal in controllable manner
GB2201268B (en) * 1987-02-07 1991-05-29 Motorola Inc Non-volatile memory system
FR2612507B1 (en) 1987-03-19 1989-05-05 Comp Generale Electricite COPPER OXIDE WITH SUPERCONDUCTING VALENCIA AND METHOD FOR IMPLEMENTING SAME
US5034882A (en) 1987-11-10 1991-07-23 Echelon Corporation Multiprocessor intelligent cell for a network which provides sensing, bidirectional communications and control
US5536947A (en) 1991-01-18 1996-07-16 Energy Conversion Devices, Inc. Electrically erasable, directly overwritable, multibit single cell memory element and arrays fabricated therefrom
JPH04348068A (en) * 1991-03-18 1992-12-03 Toshiba Corp Semiconductor memory device
US5719416A (en) 1991-12-13 1998-02-17 Symetrix Corporation Integrated circuit with layered superlattice material compound
US5541850A (en) * 1994-05-17 1996-07-30 Vlsi Technology, Inc. Method and apparatus for forming an integrated circuit including a memory structure
US5479317A (en) 1994-10-05 1995-12-26 Bell Communications Research, Inc. Ferroelectric capacitor heterostructure and method of making same
KR100214267B1 (en) 1995-04-07 1999-08-02 김영환 Semiconductor device fabrication method
US5625587A (en) * 1995-07-12 1997-04-29 Virginia Polytechnic Institute And State University Rare earth manganate films made by metalorganic decomposition or metalorganic chemical vapor deposition for nonvolatile memory devices
JPH09172208A (en) * 1995-10-16 1997-06-30 Sanyo Electric Co Ltd Superconductive device
US6023564A (en) * 1996-07-19 2000-02-08 Xilinx, Inc. Data processing system using a flash reconfigurable logic device as a dynamic execution unit for a sequence of instructions
US5835396A (en) * 1996-10-17 1998-11-10 Zhang; Guobiao Three-dimensional read-only memory
US6421817B1 (en) * 1997-05-29 2002-07-16 Xilinx, Inc. System and method of computation in a programmable logic device using virtual instructions
US6047115A (en) * 1997-05-29 2000-04-04 Xilinx, Inc. Method for configuring FPGA memory planes for virtual hardware computation
WO1999025014A1 (en) 1997-11-10 1999-05-20 Hitachi, Ltd. Dielectric element and manufacturing method therefor
US6259644B1 (en) * 1997-11-20 2001-07-10 Hewlett-Packard Co Equipotential sense methods for resistive cross point memory cell arrays
US5991193A (en) 1997-12-02 1999-11-23 International Business Machines Corporation Voltage biasing for magnetic ram with magnetic tunnel memory cells
US6185121B1 (en) * 1998-02-26 2001-02-06 Lucent Technologies Inc. Access structure for high density read only memory
US6385074B1 (en) * 1998-11-16 2002-05-07 Matrix Semiconductor, Inc. Integrated circuit structure including three-dimensional memory array
US6034882A (en) * 1998-11-16 2000-03-07 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
US6351406B1 (en) * 1998-11-16 2002-02-26 Matrix Semiconductor, Inc. Vertically stacked field programmable nonvolatile memory and method of fabrication
TW434877B (en) 1998-12-03 2001-05-16 Matsushita Electronics Corp Semiconductor memory device and method for manufacturing the same
ATE361530T1 (en) * 1999-02-11 2007-05-15 Univ Arizona PROGRAMMABLE MICROELECTRONIC STRUCTURE AND METHOD FOR PRODUCING AND PROGRAMMING SAME
US6140672A (en) 1999-03-05 2000-10-31 Symetrix Corporation Ferroelectric field effect transistor having a gate electrode being electrically connected to the bottom electrode of a ferroelectric capacitor
US6459095B1 (en) 1999-03-29 2002-10-01 Hewlett-Packard Company Chemically synthesized and assembled electronics devices
US6128214A (en) * 1999-03-29 2000-10-03 Hewlett-Packard Molecular wire crossbar memory
US6236076B1 (en) 1999-04-29 2001-05-22 Symetrix Corporation Ferroelectric field effect transistors for nonvolatile memory applications having functional gradient material
JP3743487B2 (en) * 1999-07-14 2006-02-08 富士ゼロックス株式会社 Programmable logic circuit device, information processing system, method for reconfiguring circuit into programmable logic circuit device, and method for compressing circuit information for programmable logic circuit device
US6888750B2 (en) 2000-04-28 2005-05-03 Matrix Semiconductor, Inc. Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
US6631085B2 (en) 2000-04-28 2003-10-07 Matrix Semiconductor, Inc. Three-dimensional memory array incorporating serial chain diode stack
US6420215B1 (en) 2000-04-28 2002-07-16 Matrix Semiconductor, Inc. Three-dimensional memory array and method of fabrication
JP2004503920A (en) * 2000-05-31 2004-02-05 モトローラ・インコーポレイテッド Semiconductor device and method of manufacturing the semiconductor device
US6545891B1 (en) * 2000-08-14 2003-04-08 Matrix Semiconductor, Inc. Modular memory device
US6515888B2 (en) * 2000-08-14 2003-02-04 Matrix Semiconductor, Inc. Low cost three-dimensional memory array
US6518609B1 (en) 2000-08-31 2003-02-11 University Of Maryland Niobium or vanadium substituted strontium titanate barrier intermediate a silicon underlayer and a functional metal oxide film
DE10058047A1 (en) * 2000-11-23 2002-06-13 Infineon Technologies Ag Integrated memory with an arrangement of non-volatile memory cells and method for producing and operating the integrated memory
US6664639B2 (en) * 2000-12-22 2003-12-16 Matrix Semiconductor, Inc. Contact and via structure and method of fabrication
US7091598B2 (en) * 2001-01-19 2006-08-15 Renesas Technology Corporation Electronic circuit device
US6356477B1 (en) * 2001-01-29 2002-03-12 Hewlett Packard Company Cross point memory array including shared devices for blocking sneak path currents
US6407953B1 (en) * 2001-02-02 2002-06-18 Matrix Semiconductor, Inc. Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays
US6504753B1 (en) * 2001-03-21 2003-01-07 Matrix Semiconductor, Inc. Method and apparatus for discharging memory array lines
US6522594B1 (en) * 2001-03-21 2003-02-18 Matrix Semiconductor, Inc. Memory array incorporating noise detection line
US7177181B1 (en) * 2001-03-21 2007-02-13 Sandisk 3D Llc Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics
US6515904B2 (en) * 2001-03-21 2003-02-04 Matrix Semiconductor, Inc. Method and system for increasing programming bandwidth in a non-volatile memory device
US6927430B2 (en) 2001-06-28 2005-08-09 Sharp Laboratories Of America, Inc. Shared bit line cross-point memory array incorporating P/N junctions
US6693821B2 (en) * 2001-06-28 2004-02-17 Sharp Laboratories Of America, Inc. Low cross-talk electrically programmable resistance cross point memory
US6825058B2 (en) 2001-06-28 2004-11-30 Sharp Laboratories Of America, Inc. Methods of fabricating trench isolated cross-point memory array
US6599796B2 (en) 2001-06-29 2003-07-29 Hewlett-Packard Development Company, L.P. Apparatus and fabrication process to reduce crosstalk in pirm memory array
US6458621B1 (en) * 2001-08-01 2002-10-01 Hewlett-Packard Company Batch fabricated molecular electronic devices with cost-effective lithographic electrodes
US6525953B1 (en) * 2001-08-13 2003-02-25 Matrix Semiconductor, Inc. Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication
US7132711B2 (en) * 2001-08-30 2006-11-07 Micron Technology, Inc. Programmable array logic or memory with p-channel devices and asymmetrical tunnel barriers
JP3593582B2 (en) * 2001-09-19 2004-11-24 彰 土井 Storage element using electric field induced blackening of ion conductor containing silver ion
TW519734B (en) 2001-12-04 2003-02-01 Macronix Int Co Ltd Programming and erasing methods of non-volatile memory having nitride tunneling layer
US6839269B2 (en) * 2001-12-28 2005-01-04 Kabushiki Kaisha Toshiba Magnetic random access memory
US6759249B2 (en) 2002-02-07 2004-07-06 Sharp Laboratories Of America, Inc. Device and method for reversible resistance change induced by electric pulses in non-crystalline perovskite unipolar programmable memory
WO2003079463A2 (en) * 2002-03-15 2003-09-25 Axon Technologies Corporation Programmable structure, an array including the structure, and methods of forming the same
US6970375B2 (en) 2002-08-02 2005-11-29 Unity Semiconductor Corporation Providing a reference voltage to a cross point memory array
US6859382B2 (en) * 2002-08-02 2005-02-22 Unity Semiconductor Corporation Memory array of a non-volatile ram
US7009909B2 (en) * 2002-08-02 2006-03-07 Unity Semiconductor Corporation Line drivers that use minimal metal layers
US6850455B2 (en) * 2002-08-02 2005-02-01 Unity Semiconductor Corporation Multiplexor having a reference voltage on unselected lines
US7884349B2 (en) * 2002-08-02 2011-02-08 Unity Semiconductor Corporation Selection device for re-writable memory
US7079442B2 (en) 2002-08-02 2006-07-18 Unity Semiconductor Corporation Layout of driver sets in a cross point memory array
US7020006B2 (en) * 2002-08-02 2006-03-28 Unity Semiconductor Corporation Discharge of conductive array lines in fast memory
US7057914B2 (en) * 2002-08-02 2006-06-06 Unity Semiconductor Corporation Cross point memory array with fast access time
US7042035B2 (en) 2002-08-02 2006-05-09 Unity Semiconductor Corporation Memory array with high temperature wiring
US6870755B2 (en) 2002-08-02 2005-03-22 Unity Semiconductor Corporation Re-writable memory with non-linear memory element
US6917539B2 (en) 2002-08-02 2005-07-12 Unity Semiconductor Corporation High-density NVRAM
US6906939B2 (en) * 2002-08-02 2005-06-14 Unity Semiconductor Corporation Re-writable memory with multiple memory layers
US6882553B2 (en) * 2002-08-08 2005-04-19 Micron Technology Inc. Stacked columnar resistive memory structure and its method of formation and operation
US6778420B2 (en) 2002-09-25 2004-08-17 Ovonyx, Inc. Method of operating programmable resistant element
US6788576B2 (en) * 2002-10-28 2004-09-07 Tower Semiconductor Ltd. Complementary non-volatile memory cell
US6940744B2 (en) 2002-10-31 2005-09-06 Unity Semiconductor Corporation Adaptive programming technique for a re-writable conductive memory device
AU2003295992A1 (en) 2002-11-22 2004-06-18 Cidra Corporation Method for calibrating a flow meter having an array of sensors
JP4371781B2 (en) * 2002-11-26 2009-11-25 株式会社東芝 Magnetic cell and magnetic memory
JP4113423B2 (en) * 2002-12-04 2008-07-09 シャープ株式会社 Semiconductor memory device and reference cell correction method
JP4355136B2 (en) 2002-12-05 2009-10-28 シャープ株式会社 Nonvolatile semiconductor memory device and reading method thereof
US6966044B2 (en) * 2002-12-09 2005-11-15 Lsi Logic Corporation Method for composing memory on programmable platform devices to meet varied memory requirements with a fixed set of resources
US7069523B2 (en) * 2002-12-13 2006-06-27 Lsi Logic Corporation Automated selection and placement of memory during design of an integrated circuit
US7055113B2 (en) * 2002-12-31 2006-05-30 Lsi Logic Corporation Simplified process to design integrated circuits
US7188534B2 (en) 2003-02-10 2007-03-13 Invensys Systems, Inc. Multi-phase coriolis flowmeter
US6911361B2 (en) 2003-03-10 2005-06-28 Sharp Laboratories Of America, Inc. Low temperature processing of PCMO thin film on Ir substrate for RRAM application
US6774004B1 (en) 2003-03-17 2004-08-10 Sharp Laboratories Of America, Inc. Nano-scale resistance cross-point memory array
US7394680B2 (en) 2003-03-18 2008-07-01 Kabushiki Kaisha Toshiba Resistance change memory device having a variable resistance element with a recording layer electrode served as a cation source in a write or erase mode
US6822903B2 (en) * 2003-03-31 2004-11-23 Matrix Semiconductor, Inc. Apparatus and method for disturb-free programming of passive element memory cells
US6855647B2 (en) * 2003-04-02 2005-02-15 Hewlett-Packard Development Company, L.P. Custom electrodes for molecular memory and logic devices
DE10319271A1 (en) 2003-04-29 2004-11-25 Infineon Technologies Ag Memory circuitry and manufacturing method
US7001846B2 (en) * 2003-05-20 2006-02-21 Sharp Laboratories Of America, Inc. High-density SOI cross-point memory array and method for fabricating same
US7408212B1 (en) * 2003-07-18 2008-08-05 Winbond Electronics Corporation Stackable resistive cross-point memory with schottky diode isolation
US6774054B1 (en) * 2003-08-13 2004-08-10 Sharp Laboratories Of America, Inc. High temperature annealing of spin coated Pr1-xCaxMnO3 thim film for RRAM application
US6903361B2 (en) * 2003-09-17 2005-06-07 Micron Technology, Inc. Non-volatile memory structure
US7148538B2 (en) 2003-12-17 2006-12-12 Micron Technology, Inc. Vertical NAND flash memory array
US7538338B2 (en) * 2004-09-03 2009-05-26 Unity Semiconductor Corporation Memory using variable tunnel barrier widths
US7082052B2 (en) 2004-02-06 2006-07-25 Unity Semiconductor Corporation Multi-resistive state element with reactive metal
US20060171200A1 (en) * 2004-02-06 2006-08-03 Unity Semiconductor Corporation Memory using mixed valence conductive oxides
US6972985B2 (en) 2004-05-03 2005-12-06 Unity Semiconductor Corporation Memory element having islands
ATE472157T1 (en) 2004-05-03 2010-07-15 Unity Semiconductor Corp NON-VOLATILE PROGRAMMABLE MEMORY
WO2005116637A2 (en) 2004-05-17 2005-12-08 Cidra Corporation Apparatus and method for measuring the composition of a mixture
US7398492B2 (en) * 2004-06-03 2008-07-08 Lsi Corporation Rules and directives for validating correct data used in the design of semiconductor products
US7075817B2 (en) 2004-07-20 2006-07-11 Unity Semiconductor Corporation Two terminal memory array having reference cells
JP4189395B2 (en) * 2004-07-28 2008-12-03 シャープ株式会社 Nonvolatile semiconductor memory device and reading method
US7507629B2 (en) * 2004-09-10 2009-03-24 Gerald Lucovsky Semiconductor devices having an interfacial dielectric layer and related methods
US7464621B2 (en) 2004-11-09 2008-12-16 Steeda Autosports, Inc. Longitudinally displaced shifter
US7443711B1 (en) 2004-12-16 2008-10-28 Hewlett-Packard Development Company, L.P. Non-volatile programmable impedance nanoscale devices
US7592255B2 (en) * 2004-12-22 2009-09-22 Hewlett-Packard Development Company, L.P. Fabricating arrays of metallic nanostructures
US7327600B2 (en) 2004-12-23 2008-02-05 Unity Semiconductor Corporation Storage controller for multiple configurations of vertical memory
US7046550B1 (en) * 2005-01-18 2006-05-16 International Business Machines Corporation Cross-point memory architecture with improved selectivity
US7292957B1 (en) 2005-01-26 2007-11-06 Sun Microsystems, Inc. Cost efficient performance statistics gathering using logarithmic indexing
US7554873B2 (en) * 2005-03-21 2009-06-30 Macronix International Co., Ltd. Three-dimensional memory devices and methods of manufacturing and operating the same
KR100697282B1 (en) * 2005-03-28 2007-03-20 삼성전자주식회사 Resistive memory cell, method for forming the same and resistive memory array using the same
US8270193B2 (en) 2010-01-29 2012-09-18 Unity Semiconductor Corporation Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US8139409B2 (en) * 2010-01-29 2012-03-20 Unity Semiconductor Corporation Access signal adjustment circuits and methods for memory cells in a cross-point array
US20130043452A1 (en) 2011-08-15 2013-02-21 Unity Semiconductor Corporation Structures And Methods For Facilitating Enhanced Cycling Endurance Of Memory Accesses To Re-Writable Non Volatile Two Terminal Memory Elements
US8003511B2 (en) * 2008-12-19 2011-08-23 Unity Semiconductor Corporation Memory cell formation using ion implant isolated conductive metal oxide
US8314024B2 (en) * 2008-12-19 2012-11-20 Unity Semiconductor Corporation Device fabrication
US8937292B2 (en) 2011-08-15 2015-01-20 Unity Semiconductor Corporation Vertical cross point arrays for ultra high density memory applications
US8031509B2 (en) * 2008-12-19 2011-10-04 Unity Semiconductor Corporation Conductive metal oxide structures in non-volatile re-writable memory devices
US8111572B2 (en) * 2007-12-12 2012-02-07 Unity Semiconductor Corporation Disturb control circuits and methods to control memory disturbs among multiple layers of memory
JP2006303108A (en) * 2005-04-19 2006-11-02 Toshiba Corp Semiconductor integrated circuit
US8013363B2 (en) 2005-05-09 2011-09-06 Nantero, Inc. Nonvolatile nanotube diodes and nonvolatile nanotube blocks and systems using same and methods of making same
US7782650B2 (en) 2005-05-09 2010-08-24 Nantero, Inc. Nonvolatile nanotube diodes and nonvolatile nanotube blocks and systems using same and methods of making same
US7412903B2 (en) * 2005-05-18 2008-08-19 Endress + Hauser Flowtec Ag In-line measuring devices and method for compensation measurement errors in in-line measuring devices
US7256415B2 (en) 2005-05-31 2007-08-14 International Business Machines Corporation Memory device and method of manufacturing the device by simultaneously conditioning transition metal oxide layers in a plurality of memory cells
JP4309877B2 (en) 2005-08-17 2009-08-05 シャープ株式会社 Semiconductor memory device
US7360453B2 (en) * 2005-12-27 2008-04-22 Endress + Hauser Flowtec Ag In-line measuring devices and method for compensation measurement errors in in-line measuring devices
JP4203506B2 (en) 2006-01-13 2009-01-07 シャープ株式会社 Nonvolatile semiconductor memory device and rewriting method thereof
US7649788B2 (en) * 2006-01-30 2010-01-19 Unity Semiconductor Corporation Buffering systems for accessing multiple layers of memory in integrated circuits
JP4398945B2 (en) * 2006-02-23 2010-01-13 シャープ株式会社 Nonvolatile semiconductor memory device and data rewriting method
US20070253245A1 (en) 2006-04-27 2007-11-01 Yadav Technology High Capacity Low Cost Multi-Stacked Cross-Line Magnetic Memory
KR100718155B1 (en) 2006-02-27 2007-05-14 삼성전자주식회사 Non-volatile memory device using two oxide layer
US7339829B2 (en) * 2006-03-27 2008-03-04 Tower Semiconductor Ltd. Ultra low power non-volatile memory module
US7902867B2 (en) * 2006-04-03 2011-03-08 Blaise Laurent Mouttet Memristor crossbar neural interface
KR101206034B1 (en) 2006-05-19 2012-11-28 삼성전자주식회사 Nonvolatile memory device using oxygen-deficient metal oxide layer and the fabrication method
KR101159075B1 (en) * 2006-06-27 2012-06-25 삼성전자주식회사 Variable resistance random access memory device comprising n+ interfacial layer
US7747817B2 (en) 2006-06-28 2010-06-29 Unity Semiconductor Corporation Performing data operations using non-volatile third dimension memory
KR101297754B1 (en) * 2006-07-11 2013-08-26 삼성전자주식회사 Memory compiling system and compiling method thereof
US7463546B2 (en) 2006-07-31 2008-12-09 Sandisk 3D Llc Method for using a passive element memory array incorporating reversible polarity word line and bit line decoders
US8009476B2 (en) * 2006-09-19 2011-08-30 Samsung Electronics Co., Ltd. Semiconductor memory device using variable resistor
KR101258983B1 (en) * 2006-09-19 2013-04-29 삼성전자주식회사 Semiconductor memory device using variable resistive element and operating method for thereof
US8766224B2 (en) * 2006-10-03 2014-07-01 Hewlett-Packard Development Company, L.P. Electrically actuated switch
US7539811B2 (en) 2006-10-05 2009-05-26 Unity Semiconductor Corporation Scaleable memory systems using third dimension memory
US7608905B2 (en) * 2006-10-17 2009-10-27 Hewlett-Packard Development Company, L.P. Independently addressable interdigitated nanowires
US7379364B2 (en) * 2006-10-19 2008-05-27 Unity Semiconductor Corporation Sensing a signal in a two-terminal memory array having leakage current
US7372753B1 (en) * 2006-10-19 2008-05-13 Unity Semiconductor Corporation Two-cycle sensing in a two-terminal memory array having leakage current
US7924608B2 (en) * 2006-10-19 2011-04-12 Boise State University Forced ion migration for chalcogenide phase change memory device
KR100827706B1 (en) 2006-10-31 2008-05-07 삼성전자주식회사 Semiconductor memory device and method for biasing of dummy line therefore
US20080173975A1 (en) * 2007-01-22 2008-07-24 International Business Machines Corporation Programmable resistor, switch or vertical memory cell
KR101350979B1 (en) 2007-05-11 2014-01-14 삼성전자주식회사 Resistive memory device and Manufacturing Method for the same
US7701791B2 (en) * 2007-07-26 2010-04-20 Unity Semiconductor Corporation Low read current architecture for memory
US7742323B2 (en) 2007-07-26 2010-06-22 Unity Semiconductor Corporation Continuous plane of thin-film materials for a two-terminal cross-point memory
US7995371B2 (en) * 2007-07-26 2011-08-09 Unity Semiconductor Corporation Threshold device for a memory array
US7813210B2 (en) * 2007-08-16 2010-10-12 Unity Semiconductor Corporation Multiple-type memory
US7715250B2 (en) * 2007-08-16 2010-05-11 Unity Semiconductor Corporation Circuitry and method for indicating a memory
US7996600B2 (en) * 2007-08-30 2011-08-09 Unity Semiconductor Corporation Memory emulation in an electronic organizer
US7876638B2 (en) * 2007-09-11 2011-01-25 Micron Technology, Inc. Storing operational information in an array of memory cells
US7593284B2 (en) * 2007-10-17 2009-09-22 Unity Semiconductor Corporation Memory emulation using resistivity-sensitive memory
US7706177B2 (en) * 2007-12-28 2010-04-27 Sandisk 3D Llc Method of programming cross-point diode memory array
US7652502B2 (en) * 2007-12-29 2010-01-26 Unity Semiconductor Corporation Field programmable gate arrays using resistivity sensitive memories
US8208284B2 (en) 2008-03-07 2012-06-26 Unity Semiconductor Corporation Data retention structure for non-volatile memory
US7961494B2 (en) 2008-04-11 2011-06-14 Sandisk 3D Llc Non-volatile multi-level re-writable memory cell incorporating a diode in series with multiple resistors and method for writing same
KR20090126530A (en) 2008-06-04 2009-12-09 삼성전자주식회사 Resistance random access memory
US7733685B2 (en) 2008-07-09 2010-06-08 Sandisk 3D Llc Cross point memory cell with distributed diodes and method of making same
US7719876B2 (en) * 2008-07-31 2010-05-18 Unity Semiconductor Corporation Preservation circuit and methods to maintain values representing data in one or more layers of memory
US7830701B2 (en) * 2008-09-19 2010-11-09 Unity Semiconductor Corporation Contemporaneous margin verification and memory access for memory cells in cross point memory arrays
US7969011B2 (en) * 2008-09-29 2011-06-28 Sandisk 3D Llc MIIM diodes having stacked structure
KR20100045077A (en) * 2008-10-23 2010-05-03 삼성전자주식회사 Resistance variable memory device reducing area
US8390100B2 (en) * 2008-12-19 2013-03-05 Unity Semiconductor Corporation Conductive oxide electrodes
US8264864B2 (en) * 2008-12-19 2012-09-11 Unity Semiconductor Corporation Memory device with band gap control
US20100162065A1 (en) 2008-12-19 2010-06-24 Unity Semiconductor Corporation Protecting integrity of data in multi-layered memory with data redundancy
US8159858B2 (en) 2008-12-19 2012-04-17 Unity Semiconductor Corporation Signal margin improvement for read operations in a cross-point memory array
US20100161888A1 (en) 2008-12-22 2010-06-24 Unity Semiconductor Corporation Data storage system with non-volatile memory using both page write and block program and block erase
US7929345B2 (en) * 2008-12-23 2011-04-19 Actel Corporation Push-pull memory cell configured for simultaneous programming of n-channel and p-channel non-volatile transistors
US7985962B2 (en) * 2008-12-23 2011-07-26 Hewlett-Packard Development Company, L.P. Memristive device
US20100195393A1 (en) 2009-01-30 2010-08-05 Unity Semiconductor Corporation Data storage system with refresh in place
US7983065B2 (en) 2009-04-08 2011-07-19 Sandisk 3D Llc Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines
US7940554B2 (en) 2009-04-24 2011-05-10 Sandisk 3D Llc Reduced complexity array line drivers for 3D matrix arrays
US7991253B2 (en) 2009-04-30 2011-08-02 Hewlett-Packard Development Company, L.P. Memristive array with waveguide
US8227783B2 (en) * 2009-07-13 2012-07-24 Seagate Technology Llc Non-volatile resistive sense memory with praseodymium calcium manganese oxide
US8008648B2 (en) * 2009-07-24 2011-08-30 Hewlett-Packard Development Company, L.P. Memristors with insulation elements and methods for fabricating the same
US8207593B2 (en) * 2009-07-28 2012-06-26 Hewlett-Packard Development Company, L.P. Memristor having a nanostructure in the switching material
US8283649B2 (en) * 2009-07-28 2012-10-09 Hewlett-Packard Development Company, L.P. Memristor with a non-planar substrate
US8223539B2 (en) 2010-01-26 2012-07-17 Micron Technology, Inc. GCIB-treated resistive device
US8363443B2 (en) 2010-02-01 2013-01-29 Unity Semiconductor Corporation Circuits and techniques to compensate data signals for variations of parameters affecting memory cells in cross-point arrays
US8638584B2 (en) 2010-02-02 2014-01-28 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
US8482958B2 (en) 2010-03-18 2013-07-09 Panasonic Corporation Current steering element, memory element, memory, and method of manufacturing current steering element
US7902869B1 (en) * 2010-04-30 2011-03-08 Hewlett-Packard Development Company, L.P. Extensible three dimensional circuit
US8796656B2 (en) 2010-06-04 2014-08-05 Micron Technology, Inc. Oxide based memory
US20120012897A1 (en) * 2010-07-16 2012-01-19 Unity Semiconductor Corporation Vertically Fabricated BEOL Non-Volatile Two-Terminal Cross-Trench Memory Array with Two-Terminal Memory Elements and Method of Fabricating the Same
US8891276B2 (en) 2011-06-10 2014-11-18 Unity Semiconductor Corporation Memory array with local bitlines and local-to-global bitline pass gates and gain stages

Patent Citations (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3886577A (en) * 1973-09-12 1975-05-27 Energy Conversion Devices Inc Filament-type memory semiconductor device and method of making the same
US6635603B1 (en) * 1987-01-09 2003-10-21 Lucent Technologies Inc. Devices and systems based on novel superconducting material
US5296716A (en) * 1991-01-18 1994-03-22 Energy Conversion Devices, Inc. Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom
US6204139B1 (en) * 1998-08-25 2001-03-20 University Of Houston Method for switching the properties of perovskite materials used in thin film resistors
US20030132456A1 (en) * 1998-09-08 2003-07-17 Yoichi Miyai Method of forming cross point type DRAM cell
US20030137869A1 (en) * 1998-12-04 2003-07-24 Kozicki Michael N. Programmable microelectronic device, structure, and system and method of forming the same
US6985378B2 (en) * 1998-12-04 2006-01-10 Axon Technologies Corporation Programmable microelectronic device, structure, and system and method of forming the same
US6487106B1 (en) * 1999-01-12 2002-11-26 Arizona Board Of Regents Programmable microelectronic devices and method of forming and programming same
US6473332B1 (en) * 2001-04-04 2002-10-29 The University Of Houston System Electrically variable multi-state resistance computing
US6825489B2 (en) * 2001-04-06 2004-11-30 Axon Technologies Corporation Microelectronic device, structure, and system, including a memory structure having a variable programmable property and method of forming the same
US6657888B1 (en) * 2001-05-11 2003-12-02 Board Of Regents Of The University Of Nebraska Application of high spin polarization materials in two terminal non-volatile bistable memory devices
US6531371B2 (en) * 2001-06-28 2003-03-11 Sharp Laboratories Of America, Inc. Electrically programmable resistance cross point memory
US20030003675A1 (en) * 2001-06-28 2003-01-02 Hsu Sheng Teng Shared bit line cross point memory array
US6731528B2 (en) * 2002-05-03 2004-05-04 Micron Technology, Inc. Dual write cycle programmable conductor memory system and method of operation
US6998698B2 (en) * 2002-06-25 2006-02-14 Sharp Kabushiki Kaisha Memory cell with a perovskite structure varistor
US20040159868A1 (en) * 2002-08-02 2004-08-19 Darrell Rinerson Conductive memory device with barrier electrodes
US6753561B1 (en) * 2002-08-02 2004-06-22 Unity Semiconductor Corporation Cross point memory array using multiple thin films
US20040159828A1 (en) * 2002-08-02 2004-08-19 Unity Semiconductor, Inc. Resistive memory device with a treated interface
US20040161888A1 (en) * 2002-08-02 2004-08-19 Unity Semiconductor Corporation Multi-resistive state material that uses dopants
US20040159867A1 (en) * 2002-08-02 2004-08-19 Unity Semiconductor Corporation Multi-layer conductive memory device
US6836421B2 (en) * 2002-08-02 2004-12-28 Unity Semiconductor Corporation Line drivers that fit within a specified line pitch
US6856536B2 (en) * 2002-08-02 2005-02-15 Unity Semiconductor Corporation Non-volatile memory with a single transistor and resistive memory element
US6965137B2 (en) * 2002-08-02 2005-11-15 Unity Semiconductor Corporation Multi-layer conductive memory device
US20040141369A1 (en) * 2003-01-20 2004-07-22 Oki Electric Industry Co., Ltd. Semiconductor integrated circuit
US6807088B2 (en) * 2003-02-17 2004-10-19 Kabushiki Kaisha Toshiba Magnetic random access memory and reading method thereof
US7148533B2 (en) * 2003-05-21 2006-12-12 Sharp Laboratories Of America, Inc. Memory resistance film with controlled oxygen content
US6939724B2 (en) * 2003-08-13 2005-09-06 Sharp Laboratories Of America, Inc. Method for obtaining reversible resistance switches on a PCMO thin film when integrated with a highly crystallized seed layer
US7029924B2 (en) * 2003-09-05 2006-04-18 Sharp Laboratories Of America, Inc. Buffered-layer memory cell
US20050135148A1 (en) * 2003-12-22 2005-06-23 Unity Semiconductor Corporation Conductive memory array having page mode and burst mode read capability
US20050151156A1 (en) * 2004-01-13 2005-07-14 Wu Naijuan Switchable resistive perovskite microelectronic device with multi-layer thin film structure
US7002197B2 (en) * 2004-01-23 2006-02-21 Hewlett-Packard Development Company, L.P. Cross point resistive memory array
US6972427B2 (en) * 2004-04-29 2005-12-06 Infineon Technologies Ag Switching device for reconfigurable interconnect and method for making the same
US7060586B2 (en) * 2004-04-30 2006-06-13 Sharp Laboratories Of America, Inc. PCMO thin film with resistance random access memory (RRAM) characteristics

Cited By (289)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8020132B2 (en) * 2004-02-06 2011-09-13 Unity Semiconductor Corporation Combined memories in integrated circuits
US11672189B2 (en) 2004-02-06 2023-06-06 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US10833125B2 (en) 2004-02-06 2020-11-10 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US10340312B2 (en) 2004-02-06 2019-07-02 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US10680171B2 (en) 2004-02-06 2020-06-09 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US10224480B2 (en) 2004-02-06 2019-03-05 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US20120176840A1 (en) * 2004-02-06 2012-07-12 Unity Semiconductor Corporation Combined Memories In Integrated Circuits
US20080109775A1 (en) * 2004-02-06 2008-05-08 Unity Semiconductor Corporation Combined memories in integrated circuits
US9831425B2 (en) 2004-02-06 2017-11-28 Unity Semiconductor Corporation Two-terminal reversibly switchable memory device
US8347254B2 (en) * 2004-02-06 2013-01-01 Unity Semiconductor Corporation Combined memories in integrated circuits
US9159913B2 (en) 2004-02-06 2015-10-13 Unity Semiconductor Corporation Two-terminal reversibly switchable memory device
US11063214B2 (en) 2004-02-06 2021-07-13 Hefei Reliance Memory Limited Two-terminal reversibly switchable memory device
US11502249B2 (en) 2004-02-06 2022-11-15 Hefei Reliance Memory Limited Memory element with a reactive metal layer
US9870809B2 (en) 2005-03-30 2018-01-16 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US9818799B2 (en) 2005-03-30 2017-11-14 Unity Semiconductor Corporation Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US9384806B2 (en) 2005-03-30 2016-07-05 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US9720611B2 (en) 2005-03-30 2017-08-01 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US9129668B2 (en) 2005-03-30 2015-09-08 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US9715910B2 (en) 2005-03-30 2017-07-25 Iii Holdings 1, Llc Buffering systems for accessing multiple layers of memory in integrated circuits
US8929126B2 (en) 2005-03-30 2015-01-06 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large cross-point memory arrays with resistive memory elements
US9484533B2 (en) 2005-03-30 2016-11-01 Unity Semiconductor Corporation Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US9401202B2 (en) 2005-03-30 2016-07-26 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US10002646B2 (en) 2005-03-30 2018-06-19 Unity Semiconductor Corporation Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US20060267086A1 (en) * 2005-05-31 2006-11-30 International Business Machines Corporation Memory device and method of manufacturing the device by simultaneously conditioning transition metal oxide layers in a plurality of memory cells
US7541608B2 (en) 2005-05-31 2009-06-02 International Business Machines Corporation Memory device and method of manufacturing the device by simultaneously conditioning transition metal oxide layers in a plurality of memory cells
US7378678B2 (en) 2005-05-31 2008-05-27 International Business Machines Corporation Memory device and method of manufacturing the device by simultaneously conditioning transition metal oxide layers in a plurality of memory cells
US20070212810A1 (en) * 2005-05-31 2007-09-13 Toshijaru Furukawa Memory device and method of manufacturing the device by simultaneously conditioning transition metal oxide layers in a plurality of memory cells
US7256415B2 (en) * 2005-05-31 2007-08-14 International Business Machines Corporation Memory device and method of manufacturing the device by simultaneously conditioning transition metal oxide layers in a plurality of memory cells
US8395199B2 (en) 2006-03-25 2013-03-12 4D-S Pty Ltd. Systems and methods for fabricating self-aligned memory cell
US7522468B2 (en) 2006-06-08 2009-04-21 Unity Semiconductor Corporation Serial memory interface
US20070286009A1 (en) * 2006-06-08 2007-12-13 Unity Semiconductor Corporation Serial memory interface
US20120063191A1 (en) * 2006-06-28 2012-03-15 Unity Semiconductor Corporation Performing Data Operations Using Non Volatile Third Dimension Memory
US20100274968A1 (en) * 2006-06-28 2010-10-28 Unity Semiconductor Corporation Performing data operations using non-volatile third dimension memory
US7870333B2 (en) * 2006-06-28 2011-01-11 Unity Semiconductor Corporation Performing data operations using non-volatile third dimension memory
US7747817B2 (en) * 2006-06-28 2010-06-29 Unity Semiconductor Corporation Performing data operations using non-volatile third dimension memory
US20080005459A1 (en) * 2006-06-28 2008-01-03 Robert Norman Performing data operations using non-volatile third dimension memory
US7932548B2 (en) 2006-07-14 2011-04-26 4D-S Pty Ltd. Systems and methods for fabricating self-aligned memory cell
US8367513B2 (en) 2006-07-14 2013-02-05 4D-S Pty Ltd. Systems and methods for fabricating self-aligned memory cell
US8454810B2 (en) 2006-07-14 2013-06-04 4D-S Pty Ltd. Dual hexagonal shaped plasma source
US7619945B2 (en) 2006-08-18 2009-11-17 Unity Semiconductor Corporation Memory power management
US20080043559A1 (en) * 2006-08-18 2008-02-21 Unity Semiconductor Corporation Memory power management
US8308915B2 (en) 2006-09-14 2012-11-13 4D-S Pty Ltd. Systems and methods for magnetron deposition
US10374155B2 (en) 2006-10-03 2019-08-06 Hewlett Packard Enterprise Development Lp Electrically actuated switch
US11283012B2 (en) 2006-10-03 2022-03-22 Hewlett Packard Enterprise Development Lp Electrically actuated switch
US20080084727A1 (en) * 2006-10-05 2008-04-10 Robert Norman Scaleable memory systems using third dimension memory
US7539811B2 (en) 2006-10-05 2009-05-26 Unity Semiconductor Corporation Scaleable memory systems using third dimension memory
US7723714B2 (en) * 2006-12-21 2010-05-25 International Business Machines Corporation Programmable-resistance memory cell
US20080149911A1 (en) * 2006-12-21 2008-06-26 International Business Machines Corporation Programmable-resistance memory cell
US7765380B2 (en) 2007-01-19 2010-07-27 Unity Semiconductor Corporation Fast data access through page manipulation
US20080175072A1 (en) * 2007-01-19 2008-07-24 Robert Norman Fast data access through page manipulation
US20080185567A1 (en) * 2007-02-05 2008-08-07 Nitin Kumar Methods for forming resistive switching memory elements
US7704789B2 (en) 2007-02-05 2010-04-27 Intermolecular, Inc. Methods for forming resistive switching memory elements
US7678607B2 (en) 2007-02-05 2010-03-16 Intermolecular, Inc. Methods for forming resistive switching memory elements
US7972897B2 (en) 2007-02-05 2011-07-05 Intermolecular, Inc. Methods for forming resistive switching memory elements
US20080185573A1 (en) * 2007-02-05 2008-08-07 Zhi-Wen Sun Methods for forming resistive switching memory elements
US7629198B2 (en) 2007-03-05 2009-12-08 Intermolecular, Inc. Methods for forming nonvolatile memory elements with resistive-switching metal oxides
US20080219039A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Nonvolatile memory elements with metal-deficient resistive-switching metal oxides
US20080220601A1 (en) * 2007-03-05 2008-09-11 Nitin Kumar Methods for forming nonvolatile memory elements with resistive-switching metal oxides
US8097878B2 (en) 2007-03-05 2012-01-17 Intermolecular, Inc. Nonvolatile memory elements with metal-deficient resistive-switching metal oxides
US20080278990A1 (en) * 2007-05-09 2008-11-13 Pragati Kumar Resistive-switching nonvolatile memory elements
US8144498B2 (en) 2007-05-09 2012-03-27 Intermolecular, Inc. Resistive-switching nonvolatile memory elements
US8294219B2 (en) 2007-07-25 2012-10-23 Intermolecular, Inc. Nonvolatile memory element including resistive switching metal oxide layers
US8101937B2 (en) 2007-07-25 2012-01-24 Intermolecular, Inc. Multistate nonvolatile memory elements
US20090026434A1 (en) * 2007-07-25 2009-01-29 Malhotra Sandra G Nonvolatile memory elements
US9837149B2 (en) 2007-07-26 2017-12-05 Unity Semiconductor Corporation Low read current architecture for memory
US8737151B2 (en) 2007-07-26 2014-05-27 Unity Semiconductor Corporation Low read current architecture for memory
US9368200B2 (en) 2007-07-26 2016-06-14 Unity Semiconductor Corporation Low read current architecture for memory
US7715250B2 (en) 2007-08-16 2010-05-11 Unity Semiconductor Corporation Circuitry and method for indicating a memory
US20090048819A1 (en) * 2007-08-16 2009-02-19 Unity Semiconductor Corporation Multiple-type memory
US7813210B2 (en) 2007-08-16 2010-10-12 Unity Semiconductor Corporation Multiple-type memory
US8208319B2 (en) * 2007-08-16 2012-06-26 Unity Semiconductor Corporation Method for indicating a non-flash nonvolatile multiple-type three-dimensional memory
US20120063239A1 (en) * 2007-08-16 2012-03-15 Unity Semiconductor Corporation Circuitry And Method For Indicating A Memory
US20090049274A1 (en) * 2007-08-16 2009-02-19 Unity Semiconductor Corporation Circuitry and method for indicating a memory
US20100200832A1 (en) * 2007-08-22 2010-08-12 Fujitsu Limited Resistance variable element
US7996600B2 (en) 2007-08-30 2011-08-09 Unity Semiconductor Corporation Memory emulation in an electronic organizer
US8164656B2 (en) 2007-08-31 2012-04-24 Unity Semiconductor Corporation Memory emulation in an image capture device
US20090059036A1 (en) * 2007-08-31 2009-03-05 Unity Semiconductor Corporation Memory Emulation in an image capture device
US8111572B2 (en) * 2007-12-12 2012-02-07 Unity Semiconductor Corporation Disturb control circuits and methods to control memory disturbs among multiple layers of memory
US20090154232A1 (en) * 2007-12-12 2009-06-18 Unity Semiconductor Corporation Disturb control circuits and methods to control memory disturbs among multiple layers of memory
US7877541B2 (en) * 2007-12-22 2011-01-25 Unity Semiconductor Corporation Method and system for accessing non-volatile memory
US8032692B2 (en) * 2007-12-22 2011-10-04 Unity Semiconductor Corporation System for accessing non-volatile memory
US20110125957A1 (en) * 2007-12-22 2011-05-26 Unity Semiconductor Corporation System for accessing non-volatile memory
US20120179862A1 (en) * 2007-12-22 2012-07-12 Unity Semiconductor Corporation System For Accessing Non-Volatile Memory
US20090164707A1 (en) * 2007-12-22 2009-06-25 Unity Semiconductor Corporation Method and system for accessing non-volatile memory
US8140742B2 (en) * 2007-12-22 2012-03-20 Unity Semiconductor Corporation System for accessing non volatile memory
US20090171650A1 (en) * 2007-12-27 2009-07-02 Unity Semiconductor Corporation Non-Volatile memories in interactive entertainment systems
US20090167496A1 (en) * 2007-12-31 2009-07-02 Unity Semiconductor Corporation Radio frequency identification transponder memory
US10262734B2 (en) 2008-01-15 2019-04-16 Micron Technology, Inc. Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US8154906B2 (en) 2008-01-15 2012-04-10 Micron Technology, Inc. Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US20100271863A1 (en) * 2008-01-15 2010-10-28 Jun Liu Memory Cells, Memory Cell Programming Methods, Memory Cell Reading Methods, Memory Cell Operating Methods, and Memory Devices
US11393530B2 (en) 2008-01-15 2022-07-19 Micron Technology, Inc. Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US10790020B2 (en) 2008-01-15 2020-09-29 Micron Technology, Inc. Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US9805792B2 (en) 2008-01-15 2017-10-31 Micron Technology, Inc. Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US9343145B2 (en) 2008-01-15 2016-05-17 Micron Technology, Inc. Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices
US20160111157A1 (en) * 2008-02-05 2016-04-21 Iii Holdings 1, Llc Method for reading a third-dimensional embedded re-writeable non-volatile memory and registers
US20150269971A1 (en) * 2008-02-05 2015-09-24 Iii Holdings 1, Llc Method for reading a third-dimensional embedded re-writeable non-volatile memory and registers
US20090198485A1 (en) * 2008-02-06 2009-08-06 Unity Semiconductor Corporation Integrated circults to control access to multiple layers of memory in a solid state drive
US20110246700A1 (en) * 2008-02-06 2011-10-06 Unity Semiconductor Corporation Integrated circuits to control access to multiple layers of memory in a solid state drive
US20090196083A1 (en) * 2008-02-06 2009-08-06 Unity Semiconductor Corporation Integrated circuits to control access to multiple layers of memory
US7990762B2 (en) * 2008-02-06 2011-08-02 Unity Semiconductor Corporation Integrated circuits to control access to multiple layers of memory
US8208297B2 (en) * 2008-02-06 2012-06-26 Unity Semiconductor Corporation Integrated circuits to control access to multiple layers of memory in a solid state drive
US7961510B2 (en) * 2008-02-06 2011-06-14 Unity Semiconductor Corporation Integrated circuits to control access to multiple layers of memory in a solid state drive
US8208284B2 (en) * 2008-03-07 2012-06-26 Unity Semiconductor Corporation Data retention structure for non-volatile memory
US20120262981A1 (en) * 2008-03-07 2012-10-18 Unity Semiconductor Corporation Data retention structure for non-volatile memory
US20090225582A1 (en) * 2008-03-07 2009-09-10 Unity Semiconductor Corporation Data retention structure for non-volatile memory
US8034655B2 (en) 2008-04-08 2011-10-11 Micron Technology, Inc. Non-volatile resistive oxide memory cells, non-volatile resistive oxide memory arrays, and methods of forming non-volatile resistive oxide memory cells and memory arrays
US20090250681A1 (en) * 2008-04-08 2009-10-08 John Smythe Non-Volatile Resistive Oxide Memory Cells, Non-Volatile Resistive Oxide Memory Arrays, And Methods Of Forming Non-Volatile Resistive Oxide Memory Cells And Memory Arrays
US8674336B2 (en) 2008-04-08 2014-03-18 Micron Technology, Inc. Non-volatile resistive oxide memory cells, non-volatile resistive oxide memory arrays, and methods of forming non-volatile resistive oxide memory cells and memory arrays
US8053364B2 (en) 2008-05-01 2011-11-08 Intermolecular, Inc. Closed-loop sputtering controlled to enhance electrical characteristics in deposited layer
US20090273087A1 (en) * 2008-05-01 2009-11-05 Wayne French Closed-loop sputtering controlled to enhance electrical characteristics in deposited layer
US20090272962A1 (en) * 2008-05-01 2009-11-05 Pragati Kumar Reduction of forming voltage in semiconductor devices
US20090272961A1 (en) * 2008-05-01 2009-11-05 Michael Miller Surface treatment to improve resistive-switching characteristics
US8062918B2 (en) 2008-05-01 2011-11-22 Intermolecular, Inc. Surface treatment to improve resistive-switching characteristics
US8551809B2 (en) 2008-05-01 2013-10-08 Intermolecular, Inc. Reduction of forming voltage in semiconductor devices
US8129704B2 (en) 2008-05-01 2012-03-06 Intermolecular, Inc. Non-volatile resistive-switching memories
US20090272960A1 (en) * 2008-05-02 2009-11-05 Bhaskar Srinivasan Non-Volatile Resistive Oxide Memory Cells, and Methods Of Forming Non-Volatile Resistive Oxide Memory Cells
US9577186B2 (en) 2008-05-02 2017-02-21 Micron Technology, Inc. Non-volatile resistive oxide memory cells and methods of forming non-volatile resistive oxide memory cells
US8211743B2 (en) 2008-05-02 2012-07-03 Micron Technology, Inc. Methods of forming non-volatile memory cells having multi-resistive state material between conductive electrodes
US20110051494A1 (en) * 2008-05-17 2011-03-03 Forschungszentrum Juelich Gmbh Memory having tunnel barrier and method for writing and reading information to and from this memory
US8537590B2 (en) 2008-05-17 2013-09-17 Forschungszentrum Juelich Gmbh Memory having tunnel barrier and method for writing and reading information to and from this memory
US8114468B2 (en) * 2008-06-18 2012-02-14 Boise Technology, Inc. Methods of forming a non-volatile resistive oxide memory array
US9559301B2 (en) 2008-06-18 2017-01-31 Micron Technology, Inc. Methods of forming memory device constructions, methods of forming memory cells, and methods of forming semiconductor constructions
US20090316467A1 (en) * 2008-06-18 2009-12-24 Jun Liu Memory Device Constructions, Memory Cell Forming Methods, and Semiconductor Construction Forming Methods
US20090317540A1 (en) * 2008-06-18 2009-12-24 Gurtej Sandhu Methods Of Forming A Non-Volatile Resistive Oxide Memory Array
US9257430B2 (en) 2008-06-18 2016-02-09 Micron Technology, Inc. Semiconductor construction forming methods
US8637113B2 (en) 2008-06-18 2014-01-28 Micron Technology, Inc. Methods of forming a non-volatile resistive oxide memory array
US9111788B2 (en) 2008-06-18 2015-08-18 Micron Technology, Inc. Memory device constructions, memory cell forming methods, and semiconductor construction forming methods
US8134137B2 (en) 2008-06-18 2012-03-13 Micron Technology, Inc. Memory device constructions, memory cell forming methods, and semiconductor construction forming methods
US9343665B2 (en) 2008-07-02 2016-05-17 Micron Technology, Inc. Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array
US9666801B2 (en) 2008-07-02 2017-05-30 Micron Technology, Inc. Methods of forming a non-volatile resistive oxide memory cell and methods of forming a non-volatile resistive oxide memory array
US20100102289A1 (en) * 2008-10-27 2010-04-29 Seagate Technology Llc Nonvolatile resistive memory devices
US8519376B2 (en) * 2008-10-27 2013-08-27 Seagate Technology Llc Nonvolatile resistive memory devices
US20100155953A1 (en) * 2008-12-19 2010-06-24 Unity Semiconductor Corporation Conductive oxide electrodes
US8390100B2 (en) * 2008-12-19 2013-03-05 Unity Semiconductor Corporation Conductive oxide electrodes
US8456880B2 (en) * 2009-01-30 2013-06-04 Unity Semiconductor Corporation Multiple layers of memory implemented as different memory technology
US8339867B2 (en) * 2009-01-30 2012-12-25 Unity Semiconductor Corporation Fuse elements based on two-terminal re-writeable non-volatile memory
US20100195363A1 (en) * 2009-01-30 2010-08-05 Unity Semiconductor Corporation Multiple layers of memory implemented as different memory technology
US20100195409A1 (en) * 2009-01-30 2010-08-05 Unity Semiconductor Corporation Fuse elemetns based on two-terminal re-writeable non-volatile memory
US8064256B2 (en) 2009-03-02 2011-11-22 Unity Semiconductor Corporation Non-volatile FIFO with third dimension memory
US20100220527A1 (en) * 2009-03-02 2010-09-02 Unity Semiconductor Corporation Non-volatile FIFO with third dimension memory
US20100330269A1 (en) * 2009-06-30 2010-12-30 Hanhong Chen Titanium-Based High-K Dielectric Films
US7968452B2 (en) 2009-06-30 2011-06-28 Intermolecular, Inc. Titanium-based high-K dielectric films
US10256822B2 (en) 2009-07-02 2019-04-09 Microsemi Soc Corp. Front to back resistive random access memory cells
US10855286B2 (en) 2009-07-02 2020-12-01 Microsemi Soc Corp. Front to back resistive random-access memory cells
US8394669B2 (en) 2009-07-13 2013-03-12 Panasonic Corporation Resistance variable element and resistance variable memory device
US8421048B2 (en) 2009-07-13 2013-04-16 Seagate Technology Llc Non-volatile memory with active ionic interface region
US8891284B2 (en) 2009-07-13 2014-11-18 Hewlett-Packard Development Company, L.P. Memristors based on mixed-metal-valence compounds
US20110220862A1 (en) * 2009-07-13 2011-09-15 Koji Arita Resistance variable element and resistance variable memory device
US20110007544A1 (en) * 2009-07-13 2011-01-13 Seagate Technology Llc Non-Volatile Memory with Active Ionic Interface Region
EP2443657A1 (en) * 2009-09-04 2012-04-25 Hewlett-Packard Development Company, L.P. Memristors based on mixed-metal-valence compounds
EP2443657A4 (en) * 2009-09-04 2013-07-31 Hewlett Packard Development Co Memristors based on mixed-metal-valence compounds
US8493771B2 (en) 2009-12-18 2013-07-23 Unity Semiconductor Corporation Non-volatile memory device ion barrier
US8897050B2 (en) 2010-01-29 2014-11-25 Unity Semiconductor Corporation Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US8270193B2 (en) 2010-01-29 2012-09-18 Unity Semiconductor Corporation Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US11398256B2 (en) 2010-01-29 2022-07-26 Unity Semiconductor Corporation Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US10622028B2 (en) 2010-01-29 2020-04-14 Unity Semiconductor Corporation Local bit lines and methods of selecting the same to access memory elements in cross-point arrays
US10650870B2 (en) 2010-02-01 2020-05-12 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US20110188283A1 (en) * 2010-02-01 2011-08-04 Unity Semiconductor Corporation Circuits and techniques to compensate data signals for variations of parameters affecting memory cells in cross-point arrays
US20110188284A1 (en) * 2010-02-01 2011-08-04 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US11069386B2 (en) 2010-02-01 2021-07-20 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US10210917B2 (en) 2010-02-01 2019-02-19 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US8363443B2 (en) 2010-02-01 2013-01-29 Unity Semiconductor Corporation Circuits and techniques to compensate data signals for variations of parameters affecting memory cells in cross-point arrays
US8427868B2 (en) 2010-02-01 2013-04-23 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US8705260B2 (en) 2010-02-01 2014-04-22 Unity Semiconductor Corporation Circuits and techniques to compensate data signals for variations of parameters affecting memory cells in cross point arrays
US8854881B2 (en) 2010-02-01 2014-10-07 Unity Semiconductor Corporation Circuits and techniques to compensate memory access signals for variations of parameters in multiple layers of memory
US20110188282A1 (en) * 2010-02-02 2011-08-04 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
US8638584B2 (en) 2010-02-02 2014-01-28 Unity Semiconductor Corporation Memory architectures and techniques to enhance throughput for cross-point arrays
US8902639B2 (en) 2010-02-15 2014-12-02 Micron Technology, Inc. Cross-point memory cells, non-volatile memory arrays, methods of reading a memory cell, methods of programming a memory cell, methods of writing to and reading from a memory cell, and computer systems
US8867261B2 (en) 2010-02-15 2014-10-21 Micron Technology, Inc. Memcapacitor devices, field effect transistor devices, and, non-volatile memory arrays
US10360967B2 (en) 2010-02-15 2019-07-23 Micron Technology, Inc. Cross-point memory cells, non-volatile memory arrays, methods of reading a memory cell, methods of programming a memory cell, methods of writing to and reading from a memory cell, and computer systems
US9830970B2 (en) 2010-02-15 2017-11-28 Micron Technology, Inc. Cross-point memory cells, non-volatile memory arrays, methods of reading a memory cell, methods of programming a memory cell, methods of writing to and reading from a memory cell, and computer systems
US10796744B2 (en) 2010-02-15 2020-10-06 Micron Technology, Inc. Cross-point memory cells, non-volatile memory arrays, methods of reading a memory cell, methods of programming a memory cell, methods of writing to and reading from a memory cell, and computer systems
US9419215B2 (en) 2010-02-15 2016-08-16 Micron Technology, Inc. Cross-point memory cells, non-volatile memory arrays, methods of reading a memory cell, methods of programming a memory cell, methods of writing to and reading from a memory cell, and computer systems
US8743589B2 (en) 2010-04-22 2014-06-03 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells
US8542513B2 (en) 2010-04-22 2013-09-24 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells, methods of forming arrays of vertically stacked tiers of non-volatile cross point memory cells, and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells
US9036402B2 (en) 2010-04-22 2015-05-19 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells
US8411477B2 (en) 2010-04-22 2013-04-02 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells, methods of forming arrays of vertically stacked tiers of non-volatile cross point memory cells, and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells
US8427859B2 (en) 2010-04-22 2013-04-23 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells, methods of forming arrays of vertically stacked tiers of non-volatile cross point memory cells, and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells
US8760910B2 (en) 2010-04-22 2014-06-24 Micron Technology, Inc. Arrays of vertically stacked tiers of non-volatile cross point memory cells, methods of forming arrays of vertically stacked tiers of non-volatile cross point memory cells, and methods of reading a data value stored by an array of vertically stacked tiers of non-volatile cross point memory cells
WO2011152858A2 (en) * 2010-06-04 2011-12-08 Micron Technology, Inc. Oxide based memory
WO2011152858A3 (en) * 2010-06-04 2012-04-05 Micron Technology, Inc. Oxide based memory
US8796656B2 (en) 2010-06-04 2014-08-05 Micron Technology, Inc. Oxide based memory
US9805789B2 (en) * 2010-06-04 2017-10-31 Micron Technology, Inc. Oxide based memory
US20140362634A1 (en) * 2010-06-04 2014-12-11 Micron Technology, Inc. Oxide based memory
US10622061B2 (en) 2010-06-04 2020-04-14 Micron Technology, Inc. Oxide based memory
US10241185B2 (en) 2010-06-07 2019-03-26 Micron Technology, Inc. Memory arrays
US9412421B2 (en) 2010-06-07 2016-08-09 Micron Technology, Inc. Memory arrays
US9697873B2 (en) 2010-06-07 2017-07-04 Micron Technology, Inc. Memory arrays
US10656231B1 (en) 2010-06-07 2020-05-19 Micron Technology, Inc. Memory Arrays
US10746835B1 (en) 2010-06-07 2020-08-18 Micron Technology, Inc. Memory arrays
US10613184B2 (en) 2010-06-07 2020-04-07 Micron Technology, Inc. Memory arrays
US10859661B2 (en) 2010-06-07 2020-12-08 Micron Technology, Inc. Memory arrays
US9887239B2 (en) 2010-06-07 2018-02-06 Micron Technology, Inc. Memory arrays
US9989616B2 (en) 2010-06-07 2018-06-05 Micron Technology, Inc. Memory arrays
US20130163306A1 (en) * 2010-07-15 2013-06-27 Fudan University One-Time Programmable Memory Cell, Memory and Manufacturing Method Thereof
US9019741B2 (en) * 2010-07-15 2015-04-28 Fudan University One-time programmable memory cell, memory and manufacturing method thereof
US8634224B2 (en) 2010-08-12 2014-01-21 Micron Technology, Inc. Memory cells, non-volatile memory arrays, methods of operating memory cells, methods of writing to and reading from a memory cell, and methods of programming a memory cell
TWI490860B (en) * 2010-08-12 2015-07-01 Micron Technology Inc Memory cells, non-volatile memory arrays, methods of operating memory cells, methods of reading to and writing from a memory cell, and methods of programming a memory cell
US20130010525A1 (en) * 2010-09-22 2013-01-10 Micron Technology, Inc. Reactive metal implated oxide based memory
US9042155B2 (en) * 2010-09-22 2015-05-26 Micron Technology, Inc. Reactive metal implanted oxide based memory
US8976566B2 (en) 2010-09-29 2015-03-10 Micron Technology, Inc. Electronic devices, memory devices and memory arrays
US8883604B2 (en) 2010-10-21 2014-11-11 Micron Technology, Inc. Integrated circuitry comprising nonvolatile memory cells and methods of forming a nonvolatile memory cell
US8759809B2 (en) 2010-10-21 2014-06-24 Micron Technology, Inc. Integrated circuitry comprising nonvolatile memory cells having platelike electrode and ion conductive material layer
US9117998B2 (en) 2010-11-01 2015-08-25 Micron Technology, Inc. Nonvolatile memory cells and methods of forming nonvolatile memory cells
US9406878B2 (en) 2010-11-01 2016-08-02 Micron Technology, Inc. Resistive memory cells with two discrete layers of programmable material, methods of programming memory cells, and methods of forming memory cells
US8753949B2 (en) 2010-11-01 2014-06-17 Micron Technology, Inc. Nonvolatile memory cells and methods of forming nonvolatile memory cells
US8811063B2 (en) 2010-11-01 2014-08-19 Micron Technology, Inc. Memory cells, methods of programming memory cells, and methods of forming memory cells
US8796661B2 (en) 2010-11-01 2014-08-05 Micron Technology, Inc. Nonvolatile memory cells and methods of forming nonvolatile memory cell
US9454997B2 (en) 2010-12-02 2016-09-27 Micron Technology, Inc. Array of nonvolatile memory cells having at least five memory cells per unit cell, having a plurality of the unit cells which individually comprise three elevational regions of programmable material, and/or having a continuous volume having a combination of a plurality of vertically oriented memory cells and a plurality of horizontally oriented memory cells; array of vertically stacked tiers of nonvolatile memory cells
US8431458B2 (en) 2010-12-27 2013-04-30 Micron Technology, Inc. Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells
US9034710B2 (en) 2010-12-27 2015-05-19 Micron Technology, Inc. Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells
US8652909B2 (en) 2010-12-27 2014-02-18 Micron Technology, Inc. Methods of forming a nonvolatile memory cell and methods of forming an array of nonvolatile memory cells array of nonvolatile memory cells
US9093368B2 (en) 2011-01-20 2015-07-28 Micron Technology, Inc. Nonvolatile memory cells and arrays of nonvolatile memory cells
US8791447B2 (en) 2011-01-20 2014-07-29 Micron Technology, Inc. Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells
US20120211716A1 (en) * 2011-02-23 2012-08-23 Unity Semiconductor Corporation Oxygen ion implanted conductive metal oxide re-writeable non-volatile memory device
US8681531B2 (en) 2011-02-24 2014-03-25 Micron Technology, Inc. Memory cells, methods of forming memory cells, and methods of programming memory cells
US9257648B2 (en) 2011-02-24 2016-02-09 Micron Technology, Inc. Memory cells, methods of forming memory cells, and methods of programming memory cells
US9424920B2 (en) 2011-02-24 2016-08-23 Micron Technology, Inc. Memory cells, methods of forming memory cells, and methods of programming memory cells
US8854863B2 (en) 2011-04-15 2014-10-07 Micron Technology, Inc. Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells
US8537592B2 (en) 2011-04-15 2013-09-17 Micron Technology, Inc. Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells
US9184385B2 (en) 2011-04-15 2015-11-10 Micron Technology, Inc. Arrays of nonvolatile memory cells and methods of forming arrays of nonvolatile memory cells
US10141314B2 (en) * 2011-05-04 2018-11-27 Micron Technology, Inc. Memories and methods to provide configuration information to controllers
US20120284480A1 (en) * 2011-05-04 2012-11-08 Micron Technology, Inc. Memory systems, memory controllers, memory modules and methods for interfacing with memory modules
US9065047B2 (en) 2011-05-27 2015-06-23 Micron Technology, Inc. Mixed valent oxide memory and method
US8466031B2 (en) 2011-05-27 2013-06-18 Micron Technology, Inc. Mixed valent oxide memory and method
US8728899B2 (en) 2011-05-27 2014-05-20 Micron Technology, Inc. Mixed valent oxide memory and method
US10788993B2 (en) 2011-06-10 2020-09-29 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US9870823B2 (en) 2011-06-10 2018-01-16 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US10566056B2 (en) 2011-06-10 2020-02-18 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US10585603B2 (en) 2011-06-10 2020-03-10 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US8891276B2 (en) 2011-06-10 2014-11-18 Unity Semiconductor Corporation Memory array with local bitlines and local-to-global bitline pass gates and gain stages
US11144218B2 (en) 2011-06-10 2021-10-12 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US11087841B2 (en) 2011-06-10 2021-08-10 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US8559209B2 (en) 2011-06-10 2013-10-15 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large cross-point memory arrays with resistive memory elements
US10031686B2 (en) 2011-06-10 2018-07-24 Unity Semiconductor Corporation Array voltage regulating technique to enable data operations on large memory arrays with resistive memory elements
US10229739B2 (en) 2011-06-10 2019-03-12 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US9117495B2 (en) 2011-06-10 2015-08-25 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US9390796B2 (en) 2011-06-10 2016-07-12 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US9691480B2 (en) 2011-06-10 2017-06-27 Unity Semiconductor Corporation Global bit line pre-charge circuit that compensates for process, operating voltage, and temperature variations
US8565003B2 (en) 2011-06-28 2013-10-22 Unity Semiconductor Corporation Multilayer cross-point memory array having reduced disturb susceptibility
US8866121B2 (en) 2011-07-29 2014-10-21 Sandisk 3D Llc Current-limiting layer and a current-reducing layer in a memory device
US10790334B2 (en) 2011-08-15 2020-09-29 Unity Semiconductor Corporation Vertical cross-point arrays for ultra-high-density memory applications
US8610099B2 (en) 2011-08-15 2013-12-17 Unity Semiconductor Corporation Planar resistive memory integration
US8937292B2 (en) 2011-08-15 2015-01-20 Unity Semiconductor Corporation Vertical cross point arrays for ultra high density memory applications
US9691821B2 (en) 2011-08-15 2017-06-27 Unity Semiconductor Corporation Vertical cross-point arrays for ultra-high-density memory applications
US9312307B2 (en) 2011-08-15 2016-04-12 Unity Semiconductor Corporation Vertical cross point arrays for ultra high density memory applications
US9029827B2 (en) 2011-08-15 2015-05-12 Unity Semiconductor Corporation Planar resistive memory integration
US11367751B2 (en) 2011-08-15 2022-06-21 Unity Semiconductor Corporation Vertical cross-point arrays for ultra-high-density memory applications
US11849593B2 (en) 2011-08-15 2023-12-19 Unity Semiconductor Corporation Vertical cross-point arrays for ultra-high-density memory applications
US8912524B2 (en) 2011-09-01 2014-12-16 Sandisk 3D Llc Defect gradient to boost nonvolatile memory performance
US8659001B2 (en) 2011-09-01 2014-02-25 Sandisk 3D Llc Defect gradient to boost nonvolatile memory performance
US11037987B2 (en) 2011-09-30 2021-06-15 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US11289542B2 (en) 2011-09-30 2022-03-29 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US10535714B2 (en) 2011-09-30 2020-01-14 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US11765914B2 (en) 2011-09-30 2023-09-19 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US10186553B2 (en) 2011-09-30 2019-01-22 Hefei Reliance Memory Limited Multi-layered conductive metal oxide structures and methods for facilitating enhanced performance characteristics of two-terminal memory cells
US8637413B2 (en) 2011-12-02 2014-01-28 Sandisk 3D Llc Nonvolatile resistive memory element with a passivated switching layer
US8698119B2 (en) 2012-01-19 2014-04-15 Sandisk 3D Llc Nonvolatile memory device using a tunnel oxide as a current limiter element
US8901530B2 (en) 2012-01-19 2014-12-02 Sandisk 3D Llc Nonvolatile memory device using a tunnel oxide as a passive current steering element
US10355001B2 (en) 2012-02-15 2019-07-16 Micron Technology, Inc. Memories and methods to provide configuration information to controllers
US8686386B2 (en) 2012-02-17 2014-04-01 Sandisk 3D Llc Nonvolatile memory device using a varistor as a current limiter element
US8895949B2 (en) 2012-02-17 2014-11-25 Sandisk 3D Llc Nonvolatile memory device using a varistor as a current limiter element
US8791445B2 (en) 2012-03-01 2014-07-29 Intermolecular, Inc. Interfacial oxide used as switching layer in a nonvolatile resistive memory element
US10134916B2 (en) * 2012-08-27 2018-11-20 Micron Technology, Inc. Transistor devices, memory cells, and arrays of memory cells
US20140054709A1 (en) * 2012-08-27 2014-02-27 Micron Technology, Inc. Transistor Devices, Memory Cells, And Arrays Of Memory Cells
US9105704B2 (en) 2012-12-20 2015-08-11 Intermolecular, Inc. Method of depositing films with narrow-band conductive properties
US8907314B2 (en) 2012-12-27 2014-12-09 Intermolecular, Inc. MoOx-based resistance switching materials
US9047940B2 (en) 2013-01-10 2015-06-02 Intermolecular, Inc. Resistive random access memory cells having variable switching characteristics
US9472301B2 (en) 2013-02-28 2016-10-18 Sandisk Technologies Llc Dielectric-based memory cells having multi-level one-time programmable and bi-level rewriteable operating modes and methods of forming the same
US8883557B1 (en) 2013-09-03 2014-11-11 Intermolecular, Inc. Controlling composition of multiple oxides in resistive switching layers using atomic layer deposition
US20150249113A1 (en) * 2014-02-28 2015-09-03 Kabushiki Kaisha Toshiba Nonvolatile memory device
US9368195B2 (en) * 2014-11-17 2016-06-14 SK Hynix Inc. Memory system for processing data from memory device, and method of operating the same
US9899450B2 (en) 2015-09-15 2018-02-20 The Regents Of The University Of California Memristors and method for fabricating memristors
US9893282B2 (en) 2015-11-06 2018-02-13 Micron Technology, Inc. Methods of forming resistive memory elements
US10991882B2 (en) 2015-11-06 2021-04-27 Micron Technology, Inc. Methods of forming resistive memory elements
US10446751B2 (en) 2015-11-06 2019-10-15 Micron Technology, Inc. Methods of forming resistive memory elements
US9553263B1 (en) * 2015-11-06 2017-01-24 Micron Technology, Inc. Resistive memory elements including buffer materials, and related memory cells, memory devices, electronic systems
US20170155043A1 (en) * 2015-11-26 2017-06-01 Winbond Electronics Corp. Resistive random access memory including layer for preventing hydrogen diffusion and method of fabricating the same
US10270451B2 (en) 2015-12-17 2019-04-23 Microsemi SoC Corporation Low leakage ReRAM FPGA configuration cell
WO2017106515A1 (en) * 2015-12-17 2017-06-22 Microsemi SoC Corporation Low leakage resistive random access memory cells and processes for fabricating same
US10128852B2 (en) 2015-12-17 2018-11-13 Microsemi SoC Corporation Low leakage ReRAM FPGA configuration cell
US9990993B2 (en) 2016-09-29 2018-06-05 Microsemi SoC Corporation Three-transistor resistive random access memory cells
US10147485B2 (en) 2016-09-29 2018-12-04 Microsemi Soc Corp. Circuits and methods for preventing over-programming of ReRAM-based memory cells
US9704573B1 (en) 2016-09-30 2017-07-11 Microsemi SoC Corporation Three-transistor resistive random access memory cells
US10546633B2 (en) 2016-12-09 2020-01-28 Microsemi Soc Corp. Resistive random access memory cell
US10586765B2 (en) 2017-06-22 2020-03-10 Tokyo Electron Limited Buried power rails
US10650890B2 (en) 2017-08-11 2020-05-12 Microsemi Soc Corp. Circuitry and methods for programming resistive random access memory devices
US10522224B2 (en) 2017-08-11 2019-12-31 Microsemi Soc Corp. Circuitry and methods for programming resistive random access memory devices
US20210184113A1 (en) * 2019-12-17 2021-06-17 International Business Machines Corporation Conductive Oxide Diffusion Barrier for Laser Crystallization

Also Published As

Publication number Publication date
US20150029780A1 (en) 2015-01-29
US8020132B2 (en) 2011-09-13
US11672189B2 (en) 2023-06-06
US20090303773A1 (en) 2009-12-10
EP1800314A2 (en) 2007-06-27
US20210193917A1 (en) 2021-06-24
US20200259079A1 (en) 2020-08-13
US20080109775A1 (en) 2008-05-08
US10224480B2 (en) 2019-03-05
US9159913B2 (en) 2015-10-13
EP2284840A2 (en) 2011-02-16
KR20070047341A (en) 2007-05-04
US20180130946A1 (en) 2018-05-10
US9831425B2 (en) 2017-11-28
US20110310658A1 (en) 2011-12-22
EP2284840A3 (en) 2011-06-22
US20120176840A1 (en) 2012-07-12
US11063214B2 (en) 2021-07-13
JP2012238893A (en) 2012-12-06
WO2006029228A2 (en) 2006-03-16
US8347254B2 (en) 2013-01-01
US20150380642A1 (en) 2015-12-31
US20120087174A1 (en) 2012-04-12
US20090303772A1 (en) 2009-12-10
JP2008512857A (en) 2008-04-24
CN102694122A (en) 2012-09-26
US20190173006A1 (en) 2019-06-06
WO2006029228A3 (en) 2006-07-20
US10680171B2 (en) 2020-06-09
US8141021B2 (en) 2012-03-20

Similar Documents

Publication Publication Date Title
US11672189B2 (en) Two-terminal reversibly switchable memory device
US7985963B2 (en) Memory using variable tunnel barrier widths
US7227775B2 (en) Two terminal memory array having reference cells
US6972985B2 (en) Memory element having islands
US7020006B2 (en) Discharge of conductive array lines in fast memory
US8395928B2 (en) Threshold device for a memory array
US8208284B2 (en) Data retention structure for non-volatile memory
US20040161888A1 (en) Multi-resistive state material that uses dopants
KR20070030147A (en) Storage device and semiconductor device
US7382644B2 (en) Two terminal memory array having reference cells

Legal Events

Date Code Title Description
AS Assignment

Owner name: UNITY SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RINERSON, DARRELL;CHEVALLIER, CHRISTOPHE J.;SANCHEZ, JR., JOHN E.;AND OTHERS;REEL/FRAME:016530/0662;SIGNING DATES FROM 20050826 TO 20050831

AS Assignment

Owner name: GOLD HILL CAPITAL, CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:UNITY SEMICONDUCTOR CORPORATION;REEL/FRAME:023129/0669

Effective date: 20090407

Owner name: GOLD HILL CAPITAL,CALIFORNIA

Free format text: SECURITY AGREEMENT;ASSIGNOR:UNITY SEMICONDUCTOR CORPORATION;REEL/FRAME:023129/0669

Effective date: 20090407

AS Assignment

Owner name: UNITY SEMICONDUCTOR CORPORATION, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INVENTORSHIP. STEVEN W. LONGCOR TO BE DELETED AS AN INVENTOR. PREVIOUSLY RECORDED ON REEL 016530 FRAME 0662;ASSIGNORS:RINERSON, DARRELL;CHEVALLIER, CHRISTOPHE;LAMBERTSON, ROY;AND OTHERS;REEL/FRAME:023179/0224;SIGNING DATES FROM 20090818 TO 20090825

AS Assignment

Owner name: UNITY SEMICONDUCTOR, INC., CALIFORNIA

Free format text: RELEASE;ASSIGNORS:SILICON VALLEY BANK;GOLD HILL CAPITAL;REEL/FRAME:028132/0675

Effective date: 20120315

STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION