US20060172464A1 - Method of embedding semiconductor element in carrier and embedded structure thereof - Google Patents

Method of embedding semiconductor element in carrier and embedded structure thereof Download PDF

Info

Publication number
US20060172464A1
US20060172464A1 US11/372,113 US37211306A US2006172464A1 US 20060172464 A1 US20060172464 A1 US 20060172464A1 US 37211306 A US37211306 A US 37211306A US 2006172464 A1 US2006172464 A1 US 2006172464A1
Authority
US
United States
Prior art keywords
hole
semiconductor element
carrier
chip
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/372,113
Inventor
Chi-Ming Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US11/372,113 priority Critical patent/US20060172464A1/en
Publication of US20060172464A1 publication Critical patent/US20060172464A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Definitions

  • the present invention relates to method of embedding semiconductor elements in carriers and embedded structures thereof, and more particularly, to a method of embedding a semiconductor chip in a hole of a carrier and a chip embedded structure.
  • a semiconductor package is formed by mounting a semiconductor chip on a substrate or lead frame, electrically connecting the chip to the substrate or lead frame, and then encapsulating the chip and the substrate or lead frame via a resin material.
  • One of the advanced semiconductor packages is referred to as ball grid array (BGA) package, which is characterized in using a circuit board with the chip being mounted on a front surface thereof, and implanting a plurality of array-arranged solder balls on a back surface of the circuit board via a self-alignment technique.
  • BGA ball grid array
  • This arrangement allows more solder balls serving as I/O connections to be accommodated on a unit area of the circuit board acting as a chip carrier, which is desirable for a highly integrated semiconductor chip, and the solder balls serving as I/O connections are used to electrically connect the package to an external printed circuit board.
  • FIG. 3A showing a cavity down BGA (CDBGA) semiconductor package disclosed in U.S. Pat. No. 6,515,356, this package comprises a substrate 21 formed with a hole 211 ; a semiconductor chip 22 mounted in the hole 211 and electrically connected to the substrate 21 via bonding wires 23 ; an encapsulation body 24 for filling the hole 211 and encapsulating the chip 22 and bonding wires 23 ; and a plurality of solder balls 25 mounted on a bottom surface of the substrate 21 .
  • CDBGA cavity down BGA
  • the substrate 21 is turned upside down to make its bottom surface (where the solder balls 25 are mounted) face upwards, and it is required to attach a tape 26 to a top surface (now facing downwards) opposite to the bottom surface to seal an opening of the hole 211 , such that the chip 22 can be placed in the hole 211 and attached to the tape 26 . Subsequently, further referring to FIG.
  • the bonding wires 23 are formed to electrically connect the chip 22 to the substrate 21 , the encapsulation body 24 is molded, and the solder balls 25 are implanted on the bottom surface (facing upwards) of the substrate 21 . Finally, the whole structure is turned over to make the tape 26 face upwards, and the tape 26 is then removed. This completes fabrication of the CDBGA package having the chip 22 received in the hole 211 of the substrate 21 , with active surfaces of the substrate 21 and the chip 22 where the bonding wires 23 are formed both facing downwards.
  • a cavity up ball grid array (CUBGA) semiconductor package disclosed in U.S. Pat. No. 6,586,824 has a structure substantially similar to that of the foregoing CDBGA package. As shown in FIGS. 4A to 4 C, the only difference is that in the CUBGA package, active surfaces of a substrate 31 and a chip 32 where bonding wires 33 are formed face upwards, and an encapsulation body 34 is formed at the top of the package.
  • CUBGA cavity up ball grid array
  • the CUBGA package is formed by forming a hole 311 in the substrate 31 ; placing the chip 32 in the hole 311 and electrically connecting the chip 32 to the top active surface of the substrate 31 via bonding wires 33 ; forming an encapsulation body 34 to encapsulate the chip 32 and bonding wires 33 ; and then mounting a plurality of solder balls 35 on a bottom surface of the substrate 31 .
  • the hole 311 penetrates the substrate 31 , it is required to use a tape 36 to seal the bottom of the hole 311 , and then the chip 32 can be placed in the hole 311 and attached to the tape 36 .
  • the tape 36 is removed and finally the plurality of solder balls 35 are implanted on the bottom surface of the substrate 31 . This thus completes fabrication of the CUBGA package.
  • the CUBGA package differs from the CDBGA package in that, the active surface of the chip 32 for electrical connection with the bonding wires 33 faces upwards, but the solder balls 35 for external electrical connection are mounted on a surface of the substrate 31 facing downwards.
  • the substrate 31 must be turned over twice to complete the electrical connection.
  • the CDBGA package and CUBGA package are common in that, before mounting the chip 22 , 32 , the tape 26 , 36 is required to seal the hole 211 , 311 of the substrate 21 , 31 so as to allow the chip 22 , 32 to be subsequently placed in the hole 211 , 311 and positioned by the tape 26 , 36 , and then the encapsulation body 24 , 34 is formed to hold the chip 22 , 32 in place in the hole 211 , 311 .
  • the package cannot be subject to other connection manners such as stacking of multiple chips or stacking of multiple substrates, thereby reducing the flexibility in application of the packaged product.
  • the tape 26 , 36 may also be adhesive to the encapsulation body 24 , 34 especially when being molten, thereby making it very difficult to completely remove the tape 26 , 36 from the substrate 21 , 31 , or leaving residues of the tape 26 , 36 on the substrate 21 , 31 due to incomplete removal of the tape 26 , 36 . As a result, the appearance of the package is deteriorated.
  • the chip 22 , 32 being temporarily positioned by the tape 26 , 36 in the hole 211 , 311 , since the contact area between the chip 22 , 32 and the tape 26 , 36 is substantially small, the positioning strength provided for the chip 22 , 32 from the tape 26 , 36 is not very strong, such that during subsequent wire-bonding or encapsulating process, the chip 22 , 32 may be shifted in place or dislocated. This problem should be addressed and solved.
  • the substrate fabricating process and the chip packaging process require different machines and procedures, making the fabrication processes of the package very complicated and costly.
  • the bonding wires are arranged in very high density around the chip, which would easily lead to contact between adjacent wires and cause short circuit, thereby increasing the difficulty in performing the wire-bonding process.
  • the substrate mounted with the chip and bonding wires is placed in a cavity of an encapsulating mold, allowing an epoxy material to be injected into the mold cavity to form the encapsulation body and encapsulate the chip and bonding wires.
  • the size of the mold cavity and clamping positions do not always match any particular semiconductor structure to be packaged, which may cause a problem of insufficient clamping and in such a case, the epoxy material would easily flash to the surface of the substrate. This not only affects the planarity and appearance of the semiconductor package, but may also contaminate the area on the substrate where the solder balls are to be implanted. As a result, the quality of electrical connection as well as the yield and reliability of the semiconductor package are seriously degraded.
  • the fabrication processes of a semiconductor device starts from preparation of a suitable chip carrier via a chip carrier manufacturer (such as substrate or circuit board manufacturer) for the semiconductor device. Then, the chip carrier is transferred to a semiconductor packaging manufacturer to undergo subsequent die-bonding, molding, and ball implanting processes, etc., so as to produce the semiconductor device having electronic functions required by a client. Therefore, the fabrication processes of the semiconductor device involve a number of different manufacturers, including the chip carrier manufacturer and the semiconductor packaging manufacturer, thereby making the fabrication processes complicated in practice and not easy to achieve interface integration. In case the client wishes to modify the product design, the changes and integration involved are even more complicated, not meeting the requirements of flexibility in change and economical benefit.
  • a chip carrier manufacturer such as substrate or circuit board manufacturer
  • a primary objective of the present invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, so as to effectively position the semiconductor element in the carrier.
  • Another objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, in which when the semiconductor element is placed in a hole of the carrier, a medium material is applied prior to glue in the hole to allow easy removal of an auxiliary material from the carrier.
  • Still another objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, in which when the semiconductor element is placed in a hole of the carrier, glue is applied in the hole to fix the semiconductor element in place in the hole.
  • a further objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, which can prevent the problems encountered in fabricating semiconductor packages in the prior art.
  • a further objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, which can reduce the overall height of the structure.
  • a further objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, so as to integrate a semiconductor chip and a chip carrier, thereby providing better flexibility in structure design for a client, and simplifying the fabrication processes, reducing the cost and solving the interface integration problem.
  • the present invention proposes a method of embedding a semiconductor element in a carrier, comprising the steps of: preparing a carrier having at least one hole; attaching an auxiliary material to a side of the carrier; placing a semiconductor element such as semiconductor chip in the hole of the carrier; applying a medium material in a gap between the semiconductor element and the hole or to the bottom of the hole, and then applying glue in the gap between the semiconductor element and the hole so as to firmly position the semiconductor element in the hole via the glue; removing the auxiliary material using a physical or chemical process (such as heating or UV irradiation); and finally removing the medium material from the gap or the bottom of the hole using an acidic solvent, alkaline solution or hot water.
  • the semiconductor element can be fixed in position in the hole of the carrier.
  • a surface of the auxiliary material attached to the carrier can be adhesive, slightly adhesive or non-adhesive. If the surface of the auxiliary material is adhesive or slightly adhesive, the semiconductor element can be temporarily adhered to the adhesive surface of the auxiliary material and then be fixed in position by the glue subsequently applied in the hole. If the surface of the auxiliary material is non-adhesive, the medium material having adhesion in a liquid phase is applied first in the hole, and then the semiconductor element is placed in the hole to be positioned by the medium material and fixed in place by the glue subsequently applied in the hole.
  • the present invention discloses an embedded structure with a semiconductor element embedded in a carrier, comprising: a carrier having a hole; at least one semiconductor element mounted in the hole; and glue filled in a gap between the hole and the semiconductor element to firmly position the semiconductor element in the hole of the carrier.
  • a medium material is applied prior to glue to separate an auxiliary material from the glue such that the auxiliary material can be easily removed without being bound to the glue.
  • the semiconductor element can be firmly positioned in a hole of the carrier via the glue, thereby prevent the semiconductor element from dislocation in subsequent fabrication processes.
  • the semiconductor element can be embedded and received in the hole of the carrier, making the overall thickness or size of a fabricated semiconductor device desirably reduced as well as simplifying the semiconductor packaging processes. This thereby provides better flexibility in structure for a client, simplifies the fabrication processes for semiconductor manufacturers, and solves the interface integration problem of the semiconductor package.
  • FIGS. 1A to 1 G are schematic cross-sectional diagrams showing procedural steps of a method of embedding a semiconductor element in a carrier according to a preferred embodiment of the present invention
  • FIGS. 2A to 2 G are schematic cross-sectional diagrams showing procedural steps of the method of embedding a semiconductor element in a carrier according to another preferred embodiment of the present invention.
  • FIG. 3A is a cross-sectional view of the semiconductor package at a stage when a tape is being removed from a substrate in accordance with U.S. Pat. No. 6,515,356;
  • FIG. 3B is a cross-sectional view of a semiconductor structure at a stage when a semiconductor chip is being mounted in a hole of the substrate in accordance with U.S. Pat. No. 6,515,356;
  • FIG. 4A is a cross-sectional view of a semiconductor package in accordance with U.S. Pat. No. 6,586,824;
  • FIG. 4B is a cross-sectional view of the semiconductor package with a tape being removed from a substrate in accordance with U.S. Pat. No. 6,586,824;
  • FIG. 4C (PRIOR ART) is a cross-sectional view of the fabricated semiconductor package in accordance with U.S. Pat. No. 6,586,824.
  • FIGS. 1A to 1 G show procedural steps of a method of embedding a semiconductor element in a carrier in accordance with a first preferred embodiment of the present invention.
  • a carrier 10 is prepared, which can be an insulating board, metal board, or circuit board having a circuit layer. At least one hole 101 is formed through the carrier 10 .
  • an auxiliary material 11 is attached to the bottom of the carrier 10 and temporarily seals a bottom opening of the hole 101 of the carrier 10 .
  • the auxiliary material 11 can be made as a film, dry film, insulating board or metal board, and a surface of the auxiliary material 11 in contact with the carrier 10 can be made adhesive or slightly adhesive.
  • a semiconductor element 12 such as semiconductor chip is placed in the hole 101 of the carrier 10 in a manner that an active surface 121 of the semiconductor element 12 is exposed from the hole 101 and the semiconductor element 12 is positioned on the adhesive surface of the auxiliary material 11 in the hole 101 .
  • a medium material 13 such as wax or low viscous colloid is applied in a gap between the semiconductor element 12 and the hole 101 to form a ring-shaped membrane at the bottom of the hole 101 .
  • glue 14 such as thermosetting adhesive, ABF(Ajinomoto build-up film) or PP(prepreg) is then applied in the gap between the semiconductor element 12 and the hole 101 to firmly hold the semiconductor element 12 in place in the hole 101 of the carrier 10 .
  • the adhesion of the auxiliary material 11 is destroyed by a physical or chemical process such as heating or UV (ultraviolet) irradiation, such that the auxiliary material 11 can be removed from the bottom of the carrier 10 .
  • an acidic solvent, alkaline solvent or hot water is used to remove the medium material 13 and any residue of the auxiliary material 11 on the carrier 10 .
  • the semiconductor element 12 is held in place and supported by the surrounding glue 14 in the hole 101 of the carrier 10 .
  • the semiconductor element 12 is embedded in the hole 101 of the carrier 10 , it is fixed in place by the glue 14 without being dislocated or shifted in position, thereby making the structure well operative in subsequent fabrication processes.
  • a medium material 13 is applied prior to the glue 14 , such that the auxiliary material 11 and the glue 14 are separated by the medium material 13 and can thus be prevented from being bound to each other.
  • the auxiliary material 11 can be successfully removed from the bottom of the carrier 10 by using UV irradiation or heating to destroy the adhesion of the auxiliary material 11 .
  • FIGS. 2A to 2 G show procedural steps of the method of embedding a semiconductor element in a carrier in accordance with a second preferred embodiment of the present invention.
  • an auxiliary material used is the same as that of the first embodiment with its surface being made adhesive, slightly adhesive or non-adhesive.
  • a carrier 10 having a hole 101 is provided.
  • a slightly adhesive auxiliary material 11 is attached to the bottom surface of the carrier 10 and temporarily seals a bottom opening of the hole 101 of the carrier 10 .
  • a medium material 13 is applied in the hole 101 to form a layer of medium material 13 at the bottom of the hole 101 .
  • a semiconductor element 12 is place in the hole 101 in a manner that an active surface 121 of the semiconductor element 12 is exposed from the hole 101 . Since the medium material 13 when in a liquid phase before being cured has adhesion, the semiconductor element 12 thus can be positioned on the auxiliary material 11 via the adhesive medium material 13 .
  • glue 14 is applied in a gap between the semiconductor element 12 and the hole 101 to firmly hold the semiconductor element 12 in place in the hole 101 .
  • the auxiliary material 11 is removed by a physical or chemical process (such as heating or UV irradiation). Finally, an acidic solvent, alkaline solvent or hot water is used to remove the medium material 13 and any residue of the auxiliary material 11 on the carrier 10 . As a result, the semiconductor element 12 is firmly positioned in the hole 101 by the glue 14 and embedded in the carrier 10 .
  • the above method is to use a medium material 13 when in a liquid phase before being cured to position the semiconductor element 12 on the auxiliary material 11 . Then, after the auxiliary material 11 is removed, only the medium material 13 is left at the bottom of the hole 101 and can be removed by using an acidic solvent, alkaline solvent or hot water.
  • the present invention discloses an embedded structure with a semiconductor element being embedded in a carrier, which is fabricated by the above method and comprises: a carrier 10 having a hole 101 ; at least one semiconductor element 12 received in the hole 101 ; and glue 14 applied in a gap between the semiconductor element 12 and the hole 101 , wherein a surface of the glue 14 , which is located at the same side as an active surface of the semiconductor element 12 , is lower in height than the active surface of the semiconductor element 12 and a surface of the carrier 10 located at the same side as the active surface of the semiconductor element 12 , and the glue 14 can firmly position the semiconductor element 12 in the hole 121 of the carrier 101 .
  • the present invention provides a method of embedding a semiconductor element in a carrier and an embedded structure thereof, in which a medium material is applied prior to glue to separate an auxiliary material from the glue such that the auxiliary material can be easily removed without being bound to the glue.
  • the semiconductor element can be firmly positioned in a hole of the carrier via the glue, thereby prevent the semiconductor element from dislocation in subsequent fabrication processes.
  • the semiconductor element can be embedded and received in the hole of the carrier, making the overall thickness or size of a fabricated semiconductor device desirably reduced as well as simplifying the semiconductor packaging processes. This thereby provides better flexibility in structure for a client, simplifies the fabrication processes for semiconductor manufacturers, and solves the interface integration problem of the semiconductor package.

Abstract

A method of embedding a semiconductor element in a carrier and an embedded structure thereof are proposed. First, a carrier having a hole is provided and an auxiliary material is attached to a side of the carrier. A semiconductor element is placed in the hole of the carrier. Then, a medium material and glue are applied in order in the hole to firmly position the semiconductor element in the hole of the carrier via the glue. Finally, the auxiliary material and the medium material are removed to form a structure with the semiconductor element being embedded in the carrier, thereby eliminating the drawbacks encountered in packing the semiconductor element in the prior art.

Description

    FIELD OF THE INVENTION
  • The present invention relates to method of embedding semiconductor elements in carriers and embedded structures thereof, and more particularly, to a method of embedding a semiconductor chip in a hole of a carrier and a chip embedded structure.
    • BACKGROUND OF THE INVENTION
  • As the semiconductor packaging technology advances, there have been developed many different types of semiconductor packages. In general, a semiconductor package is formed by mounting a semiconductor chip on a substrate or lead frame, electrically connecting the chip to the substrate or lead frame, and then encapsulating the chip and the substrate or lead frame via a resin material. One of the advanced semiconductor packages is referred to as ball grid array (BGA) package, which is characterized in using a circuit board with the chip being mounted on a front surface thereof, and implanting a plurality of array-arranged solder balls on a back surface of the circuit board via a self-alignment technique. This arrangement allows more solder balls serving as I/O connections to be accommodated on a unit area of the circuit board acting as a chip carrier, which is desirable for a highly integrated semiconductor chip, and the solder balls serving as I/O connections are used to electrically connect the package to an external printed circuit board.
  • In a conventional BGA package, the chip is directly attached to a top surface of the substrate and the solder balls are mounted on a bottom surface of the substrate. This vertical stacking or mounting manner increases the overall height of the BGA package, making it hard to reduce the size or height of the package. To achieve the purpose of reducing the package height, there is provided a hole formed in the substrate, allowing the chip to be received in the hole and thus flush with the substrate. Related prior arts include U.S. Pat. Nos. 6,515,356, 6,486,537, 6,586,824 and 5,646,316.
  • Referring to FIG. 3A showing a cavity down BGA (CDBGA) semiconductor package disclosed in U.S. Pat. No. 6,515,356, this package comprises a substrate 21 formed with a hole 211; a semiconductor chip 22 mounted in the hole 211 and electrically connected to the substrate 21 via bonding wires 23; an encapsulation body 24 for filling the hole 211 and encapsulating the chip 22 and bonding wires 23; and a plurality of solder balls 25 mounted on a bottom surface of the substrate 21.
  • As shown in FIG. 3B, during the process for mounting the chip 22 in the hole 211 of the substrate 21, since the hole 211 penetrates the substrate 21, the substrate 21 is turned upside down to make its bottom surface (where the solder balls 25 are mounted) face upwards, and it is required to attach a tape 26 to a top surface (now facing downwards) opposite to the bottom surface to seal an opening of the hole 211, such that the chip 22 can be placed in the hole 211 and attached to the tape 26. Subsequently, further referring to FIG. 3A, the bonding wires 23 are formed to electrically connect the chip 22 to the substrate 21, the encapsulation body 24 is molded, and the solder balls 25 are implanted on the bottom surface (facing upwards) of the substrate 21. Finally, the whole structure is turned over to make the tape 26 face upwards, and the tape 26 is then removed. This completes fabrication of the CDBGA package having the chip 22 received in the hole 211 of the substrate 21, with active surfaces of the substrate 21 and the chip 22 where the bonding wires 23 are formed both facing downwards.
  • Referring to FIGS. 4A to 4C, a cavity up ball grid array (CUBGA) semiconductor package disclosed in U.S. Pat. No. 6,586,824 has a structure substantially similar to that of the foregoing CDBGA package. As shown in FIGS. 4A to 4C, the only difference is that in the CUBGA package, active surfaces of a substrate 31 and a chip 32 where bonding wires 33 are formed face upwards, and an encapsulation body 34 is formed at the top of the package. In general, the CUBGA package is formed by forming a hole 311 in the substrate 31; placing the chip 32 in the hole 311 and electrically connecting the chip 32 to the top active surface of the substrate 31 via bonding wires 33; forming an encapsulation body 34 to encapsulate the chip 32 and bonding wires 33; and then mounting a plurality of solder balls 35 on a bottom surface of the substrate 31.
  • Similarly since the hole 311 penetrates the substrate 31, it is required to use a tape 36 to seal the bottom of the hole 311, and then the chip 32 can be placed in the hole 311 and attached to the tape 36. After the bonding wires 33 are formed to electrically connect the chip 32 to the substrate 31 and the encapsulation body 34 is molded, the tape 36 is removed and finally the plurality of solder balls 35 are implanted on the bottom surface of the substrate 31. This thus completes fabrication of the CUBGA package.
  • The CUBGA package differs from the CDBGA package in that, the active surface of the chip 32 for electrical connection with the bonding wires 33 faces upwards, but the solder balls 35 for external electrical connection are mounted on a surface of the substrate 31 facing downwards. Compared to the CDBGA package, one drawback of the CUBGA package is that the substrate 31 must be turned over twice to complete the electrical connection. The CDBGA package and CUBGA package are common in that, before mounting the chip 22, 32, the tape 26, 36 is required to seal the hole 211, 311 of the substrate 21, 31 so as to allow the chip 22, 32 to be subsequently placed in the hole 211, 311 and positioned by the tape 26, 36, and then the encapsulation body 24, 34 is formed to hold the chip 22, 32 in place in the hole 211, 311.
  • However, since the chip 22, 32 is positioned and held in place by means of the tape 26, 36 and the encapsulation body 24, 34, the package cannot be subject to other connection manners such as stacking of multiple chips or stacking of multiple substrates, thereby reducing the flexibility in application of the packaged product.
  • Moreover, when the encapsulation body 24, 34 is applied for filling the hole 211, 311 of the substrate 21, 31 so as to fix the chip 22, 32 in place, since the tape 26, 36 is directly attached to the chip 22, 32 and partially exposed in the hole 211, 311, the tape 26, 36 may also be adhesive to the encapsulation body 24, 34 especially when being molten, thereby making it very difficult to completely remove the tape 26, 36 from the substrate 21,31, or leaving residues of the tape 26, 36 on the substrate 21,31 due to incomplete removal of the tape 26, 36. As a result, the appearance of the package is deteriorated.
  • In addition, further as to the chip 22, 32 being temporarily positioned by the tape 26, 36 in the hole 211, 311, since the contact area between the chip 22, 32 and the tape 26, 36 is substantially small, the positioning strength provided for the chip 22, 32 from the tape 26, 36 is not very strong, such that during subsequent wire-bonding or encapsulating process, the chip 22, 32 may be shifted in place or dislocated. This problem should be addressed and solved.
  • Furthermore, for a wire-bonded package or a flip-chip package that is employed frequently for the chip package now, the substrate fabricating process and the chip packaging process require different machines and procedures, making the fabrication processes of the package very complicated and costly. In particular for the wire-bonded package, the bonding wires are arranged in very high density around the chip, which would easily lead to contact between adjacent wires and cause short circuit, thereby increasing the difficulty in performing the wire-bonding process. Moreover, during a molding process for forming the encapsulation body, the substrate mounted with the chip and bonding wires is placed in a cavity of an encapsulating mold, allowing an epoxy material to be injected into the mold cavity to form the encapsulation body and encapsulate the chip and bonding wires. However, in practice, due to the various designs of semiconductor packages, the size of the mold cavity and clamping positions do not always match any particular semiconductor structure to be packaged, which may cause a problem of insufficient clamping and in such a case, the epoxy material would easily flash to the surface of the substrate. This not only affects the planarity and appearance of the semiconductor package, but may also contaminate the area on the substrate where the solder balls are to be implanted. As a result, the quality of electrical connection as well as the yield and reliability of the semiconductor package are seriously degraded.
  • Typically the fabrication processes of a semiconductor device starts from preparation of a suitable chip carrier via a chip carrier manufacturer (such as substrate or circuit board manufacturer) for the semiconductor device. Then, the chip carrier is transferred to a semiconductor packaging manufacturer to undergo subsequent die-bonding, molding, and ball implanting processes, etc., so as to produce the semiconductor device having electronic functions required by a client. Therefore, the fabrication processes of the semiconductor device involve a number of different manufacturers, including the chip carrier manufacturer and the semiconductor packaging manufacturer, thereby making the fabrication processes complicated in practice and not easy to achieve interface integration. In case the client wishes to modify the product design, the changes and integration involved are even more complicated, not meeting the requirements of flexibility in change and economical benefit.
    • SUMMARY OF THE INVENTION
  • A primary objective of the present invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, so as to effectively position the semiconductor element in the carrier.
  • Another objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, in which when the semiconductor element is placed in a hole of the carrier, a medium material is applied prior to glue in the hole to allow easy removal of an auxiliary material from the carrier.
  • Still another objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, in which when the semiconductor element is placed in a hole of the carrier, glue is applied in the hole to fix the semiconductor element in place in the hole.
  • A further objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, which can prevent the problems encountered in fabricating semiconductor packages in the prior art.
  • A further objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, which can reduce the overall height of the structure.
  • A further objective of the invention is to provide a method of embedding a semiconductor element in a carrier and an embedded structure thereof, so as to integrate a semiconductor chip and a chip carrier, thereby providing better flexibility in structure design for a client, and simplifying the fabrication processes, reducing the cost and solving the interface integration problem.
  • In order to achieve the foregoing and other objectives, the present invention proposes a method of embedding a semiconductor element in a carrier, comprising the steps of: preparing a carrier having at least one hole; attaching an auxiliary material to a side of the carrier; placing a semiconductor element such as semiconductor chip in the hole of the carrier; applying a medium material in a gap between the semiconductor element and the hole or to the bottom of the hole, and then applying glue in the gap between the semiconductor element and the hole so as to firmly position the semiconductor element in the hole via the glue; removing the auxiliary material using a physical or chemical process (such as heating or UV irradiation); and finally removing the medium material from the gap or the bottom of the hole using an acidic solvent, alkaline solution or hot water. Thus, the semiconductor element can be fixed in position in the hole of the carrier.
  • A surface of the auxiliary material attached to the carrier can be adhesive, slightly adhesive or non-adhesive. If the surface of the auxiliary material is adhesive or slightly adhesive, the semiconductor element can be temporarily adhered to the adhesive surface of the auxiliary material and then be fixed in position by the glue subsequently applied in the hole. If the surface of the auxiliary material is non-adhesive, the medium material having adhesion in a liquid phase is applied first in the hole, and then the semiconductor element is placed in the hole to be positioned by the medium material and fixed in place by the glue subsequently applied in the hole.
  • By the above method, the present invention discloses an embedded structure with a semiconductor element embedded in a carrier, comprising: a carrier having a hole; at least one semiconductor element mounted in the hole; and glue filled in a gap between the hole and the semiconductor element to firmly position the semiconductor element in the hole of the carrier.
  • In the present invention, a medium material is applied prior to glue to separate an auxiliary material from the glue such that the auxiliary material can be easily removed without being bound to the glue. Moreover, the semiconductor element can be firmly positioned in a hole of the carrier via the glue, thereby prevent the semiconductor element from dislocation in subsequent fabrication processes. Furthermore, by the present invention the semiconductor element can be embedded and received in the hole of the carrier, making the overall thickness or size of a fabricated semiconductor device desirably reduced as well as simplifying the semiconductor packaging processes. This thereby provides better flexibility in structure for a client, simplifies the fabrication processes for semiconductor manufacturers, and solves the interface integration problem of the semiconductor package.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
  • FIGS. 1A to 1G are schematic cross-sectional diagrams showing procedural steps of a method of embedding a semiconductor element in a carrier according to a preferred embodiment of the present invention;
  • FIGS. 2A to 2G are schematic cross-sectional diagrams showing procedural steps of the method of embedding a semiconductor element in a carrier according to another preferred embodiment of the present invention;
  • FIG. 3A (PRIOR ART) is a cross-sectional view of the semiconductor package at a stage when a tape is being removed from a substrate in accordance with U.S. Pat. No. 6,515,356;
  • FIG. 3B (PRIOR ART) is a cross-sectional view of a semiconductor structure at a stage when a semiconductor chip is being mounted in a hole of the substrate in accordance with U.S. Pat. No. 6,515,356;
  • FIG. 4A (PRIOR ART) is a cross-sectional view of a semiconductor package in accordance with U.S. Pat. No. 6,586,824;
  • FIG. 4B (PRIOR ART) is a cross-sectional view of the semiconductor package with a tape being removed from a substrate in accordance with U.S. Pat. No. 6,586,824; and
  • FIG. 4C (PRIOR ART) is a cross-sectional view of the fabricated semiconductor package in accordance with U.S. Pat. No. 6,586,824.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS First Preferred Embodiment
  • FIGS. 1A to 1G show procedural steps of a method of embedding a semiconductor element in a carrier in accordance with a first preferred embodiment of the present invention.
  • Referring to FIG. 1A, first, a carrier 10 is prepared, which can be an insulating board, metal board, or circuit board having a circuit layer. At least one hole 101 is formed through the carrier 10.
  • Referring to FIG. 1B, an auxiliary material 11 is attached to the bottom of the carrier 10 and temporarily seals a bottom opening of the hole 101 of the carrier 10. The auxiliary material 11 can be made as a film, dry film, insulating board or metal board, and a surface of the auxiliary material 11 in contact with the carrier 10 can be made adhesive or slightly adhesive.
  • Referring to FIG. 1C, a semiconductor element 12 such as semiconductor chip is placed in the hole 101 of the carrier 10 in a manner that an active surface 121 of the semiconductor element 12 is exposed from the hole 101 and the semiconductor element 12 is positioned on the adhesive surface of the auxiliary material 11 in the hole 101.
  • Referring to FIG. 1D, a medium material 13 such as wax or low viscous colloid is applied in a gap between the semiconductor element 12 and the hole 101 to form a ring-shaped membrane at the bottom of the hole 101.
  • Then referring to FIG. 1E, glue 14 such as thermosetting adhesive, ABF(Ajinomoto build-up film) or PP(prepreg) is then applied in the gap between the semiconductor element 12 and the hole 101 to firmly hold the semiconductor element 12 in place in the hole 101 of the carrier 10.
  • Referring to FIG. 1F, the adhesion of the auxiliary material 11 is destroyed by a physical or chemical process such as heating or UV (ultraviolet) irradiation, such that the auxiliary material 11 can be removed from the bottom of the carrier 10.
  • Referring to FIG. 1G, finally, an acidic solvent, alkaline solvent or hot water is used to remove the medium material 13 and any residue of the auxiliary material 11 on the carrier 10. As a result, the semiconductor element 12 is held in place and supported by the surrounding glue 14 in the hole 101 of the carrier 10.
  • In the foregoing method, after the semiconductor element 12 is embedded in the hole 101 of the carrier 10, it is fixed in place by the glue 14 without being dislocated or shifted in position, thereby making the structure well operative in subsequent fabrication processes. Moreover, a medium material 13 is applied prior to the glue 14, such that the auxiliary material 11 and the glue 14 are separated by the medium material 13 and can thus be prevented from being bound to each other. As a result, after the glue 14 is applied, the auxiliary material 11 can be successfully removed from the bottom of the carrier 10 by using UV irradiation or heating to destroy the adhesion of the auxiliary material 11.
    • Second Preferred Embodiment
  • FIGS. 2A to 2G show procedural steps of the method of embedding a semiconductor element in a carrier in accordance with a second preferred embodiment of the present invention. In this embodiment, an auxiliary material used is the same as that of the first embodiment with its surface being made adhesive, slightly adhesive or non-adhesive.
  • Referring to FIGS. 2A and 2B, first, a carrier 10 having a hole 101 is provided. A slightly adhesive auxiliary material 11 is attached to the bottom surface of the carrier 10 and temporarily seals a bottom opening of the hole 101 of the carrier 10.
  • Referring to FIG. 2C, a medium material 13 is applied in the hole 101 to form a layer of medium material 13 at the bottom of the hole 101.
  • Referring to FIG. 2D, then a semiconductor element 12 is place in the hole 101 in a manner that an active surface 121 of the semiconductor element 12 is exposed from the hole 101. Since the medium material 13 when in a liquid phase before being cured has adhesion, the semiconductor element 12 thus can be positioned on the auxiliary material 11 via the adhesive medium material 13.
  • Referring to FIG. 2E, glue 14 is applied in a gap between the semiconductor element 12 and the hole 101 to firmly hold the semiconductor element 12 in place in the hole 101.
  • Referring to FIGS. 2F and 2G, the auxiliary material 11 is removed by a physical or chemical process (such as heating or UV irradiation). Finally, an acidic solvent, alkaline solvent or hot water is used to remove the medium material 13 and any residue of the auxiliary material 11 on the carrier 10. As a result, the semiconductor element 12 is firmly positioned in the hole 101 by the glue 14 and embedded in the carrier 10.
  • The above method is to use a medium material 13 when in a liquid phase before being cured to position the semiconductor element 12 on the auxiliary material 11. Then, after the auxiliary material 11 is removed, only the medium material 13 is left at the bottom of the hole 101 and can be removed by using an acidic solvent, alkaline solvent or hot water.
  • Further referring to FIGS. 1G and 2G, the present invention discloses an embedded structure with a semiconductor element being embedded in a carrier, which is fabricated by the above method and comprises: a carrier 10 having a hole 101; at least one semiconductor element 12 received in the hole 101; and glue 14 applied in a gap between the semiconductor element 12 and the hole 101, wherein a surface of the glue 14, which is located at the same side as an active surface of the semiconductor element 12, is lower in height than the active surface of the semiconductor element 12 and a surface of the carrier 10 located at the same side as the active surface of the semiconductor element 12, and the glue 14 can firmly position the semiconductor element 12 in the hole 121 of the carrier 101.
  • Therefore, the present invention provides a method of embedding a semiconductor element in a carrier and an embedded structure thereof, in which a medium material is applied prior to glue to separate an auxiliary material from the glue such that the auxiliary material can be easily removed without being bound to the glue. Moreover, the semiconductor element can be firmly positioned in a hole of the carrier via the glue, thereby prevent the semiconductor element from dislocation in subsequent fabrication processes. Furthermore, by the present invention the semiconductor element can be embedded and received in the hole of the carrier, making the overall thickness or size of a fabricated semiconductor device desirably reduced as well as simplifying the semiconductor packaging processes. This thereby provides better flexibility in structure for a client, simplifies the fabrication processes for semiconductor manufacturers, and solves the interface integration problem of the semiconductor package.
  • The invention has been described using exemplary preferred embodiments. However, it is to be understood that the scope of the invention is not limited to the disclosed embodiments. On the contrary, it is intended to cover various modifications and similar arrangements. The scope of the claims, therefore, should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims (5)

1-23. (canceled)
24. An embedded structure with a semiconductor element embedded in a carrier, comprising:
a carrier having at least one hole;
at least one semiconductor element mounted in the hole; and
glue formed in a gap between the semiconductor element and the hole, wherein a surface of the glue, which is located at the same side as an active surface of the semiconductor element, is lower in height than the active surface of the semiconductor element and a surface of the carrier located at the same side as the active surface of the semiconductor element, and the glue fixes the semiconductor element in position in the hole.
25. The embedded structure of claim 24, wherein the semiconductor element is a semiconductor chip.
26. The embedded structure of claim 24, wherein the carrier is one selected from the group consisting of an insulating board, metal board, and circuit board.
27. The embedded structure of claim 24, wherein the glue is one selected from the group consisting of a thermosetting adhesive, ABF, and PP.
US11/372,113 2004-06-29 2006-03-10 Method of embedding semiconductor element in carrier and embedded structure thereof Abandoned US20060172464A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/372,113 US20060172464A1 (en) 2004-06-29 2006-03-10 Method of embedding semiconductor element in carrier and embedded structure thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
TW093118985A TWI251910B (en) 2004-06-29 2004-06-29 Semiconductor device buried in a carrier and a method for fabricating the same
TW093118985 2004-06-29
US11/009,012 US7033862B2 (en) 2004-06-29 2004-12-13 Method of embedding semiconductor element in carrier and embedded structure thereof
US11/372,113 US20060172464A1 (en) 2004-06-29 2006-03-10 Method of embedding semiconductor element in carrier and embedded structure thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/009,012 Division US7033862B2 (en) 2004-06-29 2004-12-13 Method of embedding semiconductor element in carrier and embedded structure thereof

Publications (1)

Publication Number Publication Date
US20060172464A1 true US20060172464A1 (en) 2006-08-03

Family

ID=35504759

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/009,012 Active US7033862B2 (en) 2004-06-29 2004-12-13 Method of embedding semiconductor element in carrier and embedded structure thereof
US11/372,113 Abandoned US20060172464A1 (en) 2004-06-29 2006-03-10 Method of embedding semiconductor element in carrier and embedded structure thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/009,012 Active US7033862B2 (en) 2004-06-29 2004-12-13 Method of embedding semiconductor element in carrier and embedded structure thereof

Country Status (2)

Country Link
US (2) US7033862B2 (en)
TW (1) TWI251910B (en)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI119215B (en) * 2002-01-31 2008-08-29 Imbera Electronics Oy A method for immersing a component in a substrate and an electronic module
US8455994B2 (en) * 2002-01-31 2013-06-04 Imbera Electronics Oy Electronic module with feed through conductor between wiring patterns
FI20031341A (en) 2003-09-18 2005-03-19 Imbera Electronics Oy Method for manufacturing an electronic module
FI117814B (en) * 2004-06-15 2007-02-28 Imbera Electronics Oy A method for manufacturing an electronic module
TWI252575B (en) * 2005-01-17 2006-04-01 Phoenix Prec Technology Corp Flip-chip package structure with direct electrical connection of semiconductor chip
US7829833B2 (en) * 2005-05-24 2010-11-09 Olympus Imaging Corp. Arranging and/or supporting an image pickup device in an image pickup apparatus
DE112006001506T5 (en) 2005-06-16 2008-04-30 Imbera Electronics Oy Board structure and method for its production
FI119714B (en) * 2005-06-16 2009-02-13 Imbera Electronics Oy Circuit board structure and method for manufacturing a circuit board structure
FI122128B (en) * 2005-06-16 2011-08-31 Imbera Electronics Oy Process for manufacturing circuit board design
US20070111399A1 (en) * 2005-11-14 2007-05-17 Goida Thomas M Method of fabricating an exposed die package
US20090191669A1 (en) * 2008-01-24 2009-07-30 Peng Yu-Kang Method of encapsulating an electronic component
US20090190311A1 (en) * 2008-01-24 2009-07-30 Peng Yu-Kang Electronic element packaging
TWI363585B (en) * 2008-04-02 2012-05-01 Advanced Semiconductor Eng Method for manufacturing a substrate having embedded component therein
TWI373113B (en) * 2008-07-31 2012-09-21 Unimicron Technology Corp Method of fabricating printed circuit board having semiconductor components embedded therein
US8772087B2 (en) * 2009-10-22 2014-07-08 Infineon Technologies Ag Method and apparatus for semiconductor device fabrication using a reconstituted wafer
US8927339B2 (en) 2010-11-22 2015-01-06 Bridge Semiconductor Corporation Method of making thermally enhanced semiconductor assembly with bump/base/flange heat spreader and build-up circuitry
CN103137613B (en) * 2011-11-29 2017-07-14 华进半导体封装先导技术研发中心有限公司 The method for preparing active chip package substrate
AT514074B1 (en) * 2013-04-02 2014-10-15 Austria Tech & System Tech Method for producing a printed circuit board element
US9370107B2 (en) 2014-04-18 2016-06-14 Unimicron Technology Corp. Embedded component structure and process thereof
JP6604731B2 (en) * 2014-05-20 2019-11-13 キヤノン株式会社 Image heating device
EP3355666B1 (en) * 2017-01-26 2023-07-26 AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Semifinished product and method of manufacturing a component carrier
CN114883206A (en) * 2021-02-05 2022-08-09 天芯互联科技有限公司 Chip packaging method and chip packaging mechanism

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4554573A (en) * 1980-10-01 1985-11-19 Hitachi, Ltd. Glass-sealed ceramic package type semiconductor device
US5646316A (en) * 1994-04-08 1997-07-08 Osteoarthritis Sciences, Inc. Bile acid inhibitors of metalloproteinase enzymes
US6194250B1 (en) * 1998-09-14 2001-02-27 Motorola, Inc. Low-profile microelectronic package
US20020137263A1 (en) * 2001-03-26 2002-09-26 Steven Towle Dispensing process for fabrication of microelectronic packages
US6486537B1 (en) * 2001-03-19 2002-11-26 Amkor Technology, Inc. Semiconductor package with warpage resistant substrate
US6515356B1 (en) * 1999-05-07 2003-02-04 Amkor Technology, Inc. Semiconductor package and method for fabricating the same
US6586824B1 (en) * 2001-07-26 2003-07-01 Amkor Technology, Inc. Reduced thickness packaged electronic device
US6746894B2 (en) * 2001-03-30 2004-06-08 Micron Technology, Inc. Ball grid array interposer, packages and methods
US6790712B2 (en) * 2001-03-21 2004-09-14 United Test Center, Inc. Semiconductor device and method for fabricating the same
US6841423B2 (en) * 2000-06-28 2005-01-11 Micron Technology, Inc. Methods for formation of recessed encapsulated microelectronic devices
US6853070B2 (en) * 2001-02-15 2005-02-08 Broadcom Corporation Die-down ball grid array package with die-attached heat spreader and method for making the same
US6858473B2 (en) * 2002-07-26 2005-02-22 Nitto Denko Corporation Method for manufacturing semiconductor device, adhesive sheet for use therein and semiconductor device

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4554573A (en) * 1980-10-01 1985-11-19 Hitachi, Ltd. Glass-sealed ceramic package type semiconductor device
US5646316A (en) * 1994-04-08 1997-07-08 Osteoarthritis Sciences, Inc. Bile acid inhibitors of metalloproteinase enzymes
US6194250B1 (en) * 1998-09-14 2001-02-27 Motorola, Inc. Low-profile microelectronic package
US6515356B1 (en) * 1999-05-07 2003-02-04 Amkor Technology, Inc. Semiconductor package and method for fabricating the same
US6841423B2 (en) * 2000-06-28 2005-01-11 Micron Technology, Inc. Methods for formation of recessed encapsulated microelectronic devices
US6853070B2 (en) * 2001-02-15 2005-02-08 Broadcom Corporation Die-down ball grid array package with die-attached heat spreader and method for making the same
US6486537B1 (en) * 2001-03-19 2002-11-26 Amkor Technology, Inc. Semiconductor package with warpage resistant substrate
US6790712B2 (en) * 2001-03-21 2004-09-14 United Test Center, Inc. Semiconductor device and method for fabricating the same
US20020137263A1 (en) * 2001-03-26 2002-09-26 Steven Towle Dispensing process for fabrication of microelectronic packages
US6746894B2 (en) * 2001-03-30 2004-06-08 Micron Technology, Inc. Ball grid array interposer, packages and methods
US6586824B1 (en) * 2001-07-26 2003-07-01 Amkor Technology, Inc. Reduced thickness packaged electronic device
US6858473B2 (en) * 2002-07-26 2005-02-22 Nitto Denko Corporation Method for manufacturing semiconductor device, adhesive sheet for use therein and semiconductor device

Also Published As

Publication number Publication date
US7033862B2 (en) 2006-04-25
US20050285244A1 (en) 2005-12-29
TWI251910B (en) 2006-03-21
TW200601505A (en) 2006-01-01

Similar Documents

Publication Publication Date Title
US20060172464A1 (en) Method of embedding semiconductor element in carrier and embedded structure thereof
US7520052B2 (en) Method of manufacturing a semiconductor device
US7364944B2 (en) Method for fabricating thermally enhanced semiconductor package
US6498055B2 (en) Semiconductor device, method of manufacturing semiconductor device, resin molding die, and semiconductor manufacturing system
US6638790B2 (en) Leadframe and method for manufacturing resin-molded semiconductor device
US20040046256A1 (en) Semiconductor device and method of manufacturing semiconductor device including semiconductor elements mounted on base plate
EP2111636B1 (en) High thermal performance packaging for circuit dies
US20070273019A1 (en) Semiconductor package, chip carrier structure thereof, and method for fabricating the chip carrier
EP2565913B1 (en) Method for encapsulating of a semiconductor
CN100568498C (en) Semiconductor device and manufacture method thereof
JP2010165940A5 (en)
US20050184404A1 (en) Photosensitive semiconductor package with support member and method for fabricating the same
US7432601B2 (en) Semiconductor package and fabrication process thereof
JP2002093831A (en) Semiconductor device and method of manufacturing the same
JP2001053094A (en) Resin sealing method and device
US20050212129A1 (en) Semiconductor package with build-up structure and method for fabricating the same
US20060068332A1 (en) Method for fabricating carrier structure integrated with semiconductor element
JP3879823B2 (en) Thin semiconductor device molding method and mold
US7122407B2 (en) Method for fabricating window ball grid array semiconductor package
US7781259B2 (en) Method of manufacturing a semiconductor using a rigid substrate
JP3065753B2 (en) Resin sealing method for semiconductor integrated circuit bare chip, semiconductor device
US20050062152A1 (en) Window ball grid array semiconductor package with substrate having opening and mehtod for fabricating the same
JPH0936155A (en) Manufacture of semiconductor device
US20090001552A1 (en) Semiconductor package having through holes for molding back side of package
US20040061243A1 (en) Window-type semiconductor package and fabrication method thereof

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION