US20060196024A1 - Methods and apparatus for devices having improved capacitance - Google Patents
Methods and apparatus for devices having improved capacitance Download PDFInfo
- Publication number
- US20060196024A1 US20060196024A1 US11/383,717 US38371706A US2006196024A1 US 20060196024 A1 US20060196024 A1 US 20060196024A1 US 38371706 A US38371706 A US 38371706A US 2006196024 A1 US2006196024 A1 US 2006196024A1
- Authority
- US
- United States
- Prior art keywords
- metal layer
- layer
- metal
- capacitor
- oxidized
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02244—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of a metallic layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G4/00—Fixed capacitors; Processes of their manufacture
- H01G4/002—Details
- H01G4/018—Dielectrics
- H01G4/06—Solid dielectrics
- H01G4/08—Inorganic dielectrics
- H01G4/10—Metal-oxide dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES OR LIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE
- H01G9/00—Electrolytic capacitors, rectifiers, detectors, switching devices, light-sensitive or temperature-sensitive devices; Processes of their manufacture
- H01G9/004—Details
- H01G9/04—Electrodes or formation of dielectric layers thereon
- H01G9/042—Electrodes or formation of dielectric layers thereon characterised by the material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02186—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing titanium, e.g. TiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02258—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by anodic treatment, e.g. anodic oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/3165—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
- H01L21/31683—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of metallic layers, e.g. Al deposited on the body, e.g. formation of multi-layer insulating structures
- H01L21/31687—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of metallic layers, e.g. Al deposited on the body, e.g. formation of multi-layer insulating structures by anodic oxidation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/55—Capacitors with a dielectric comprising a perovskite structure material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02197—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides the material having a perovskite structure, e.g. BaTiO3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
- H01L28/91—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/312—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with a bit line higher than the capacitor
Definitions
- metal oxides such as TiO2 and SrTiO3
- thermal oxidation of metals in the fabrication of capacitors has been limited since an initial oxide layer prohibits further diffusion during thermal oxidation.
- high dielectric constant oxidized metals has been limited in semiconductor capacitor fabrication.
- titanium dioxide has a dielectric constant 2-15 times greater than present semiconductor capacitor dielectrics such as silicon nitride, while titanates are 2-1000 times greater.
- FIG. 1 is a cross section of a semiconductor wafer following the formation of a silicon dioxide layer and the masking thereof.
- FIG. 2 is the cross section of FIG. 1 following an etch of the silicon dioxide layer and following a deposition and etch of polysilicon.
- FIG. 3 is the cross section shown in FIG. 2 following a deposition of titanium.
- FIG. 4 is the cross section shown in FIG. 3 when placed in an apparatus configured to perform electrochemical oxidation.
- FIG. 5 is the cross section shown in FIG. 4 following the oxidation of the titanium layer.
- FIG. 6 is the cross section shown in FIG. 5 following the deposition and masking of a conductive layer.
- FIG. 7 is the cross section shown in FIG. 6 following the final capacitor formation.
- FIG. 8A is the cross section of the semiconductor wafer shown in FIG. 1 following an etch of the silicon dioxide layer and a deposit of a first metal layer.
- FIG. 8B is the cross section of the semiconductor wafer shown in FIG. 1 following an etch of the silicon dioxide layer and a deposit and planarization of a first metal layer.
- FIG. 9A is the cross section shown in FIG. 8A following the electrochemical oxidation of the first metal layer and a deposit of a second metal layer.
- FIG. 9B is the cross section shown in FIG. 8B following the planarization and electrochemical oxidation of the first metal layer and following a deposit and planarization of a second metal layer.
- FIG. 10A is the cross section shown in FIG. 9A following an electrochemical oxidation of the second metal layer.
- FIG. 10B is the cross section shown in FIG. 9B following a electrochemical oxidation of the second metal layer.
- FIG. 11A is the cross section shown in FIG. 10A following the formation of a capacitor plate and the masking thereof.
- FIG. 11B is the cross section shown in FIG. 10B following the formation of a capacitor plate and the masking thereof.
- FIG. 12A is the cross section shown in FIG. 11A following an etch and showing one capacitor of an embodiment of the invention.
- FIG. 12B is the cross section shown in FIG. 11B following an etch and showing one capacitor of an embodiment of the invention.
- FIG. 13 is a block schematic of a memory system of an embodiment of the invention.
- FIGS. 1-7 depict cross sections of a semiconductor wafer 1 following the process steps of a first embodiment used in fabricating the wafer 1 .
- field oxide regions 2 and wordlines 3 have been formed overlying a substrate 4 using conventional semiconductor process methods.
- a thick layer of silicon dioxide 5 is deposited to a thickness approximately equal to 5000 angstroms and then planarized.
- the silicon dioxide 5 is masked to define future capacitor substrate contact regions with mask layer 15 .
- the silicon dioxide 5 is anisotropically dry etched to expose the substrate 4 in the unmasked regions.
- a substantially conformal first conductive layer 25 for example a polysilicon layer having a thickness of 200-400 angstroms, is deposited to overlie the exposed substrate 4 and the silicon dioxide 5 .
- upper portions of the silicon dioxide layer 5 are exposed by removing portions of the conductive layer 25 using a spacer etch or using CMP (chemical mechanical planarization) following a resist deposit.
- CMP chemical mechanical planarization
- the removal of portions of the conductive layer 25 creates electrically isolated portions of the conductive layer 25 .
- the isolated portions of conductive layer 25 are first capacitor plates of the capacitor of an embodiment of the invention.
- Conventional methods for depositing the conductive layer 25 include CVD (chemical vapor deposition), PVD (physical vapor deposition) and electroless deposition.
- a metal layer is deposited by a conventional method and functions as the first conductive layer 25 .
- the conformal metal layer 30 is deposited by chemical vapor deposition to overlie the first conductive layer 25 and exposed portions of silicon dioxide layer 5 , see FIG. 3 .
- the conformal metal layer 30 is titanium having a thickness of approximately 16-100 angstrom.
- titanium is used other metals may be used such as copper, gold, tungsten, and nickel.
- the first conductive layer 25 may actually be comprised of more than one material. For example in a ministack application a conductive plug and further conductive layers overlying the conductive plug may form the first conductive layer.
- the wafer 1 is placed in electrolytic solution 34 conducive to oxidizing the metal layer 30 when a potential is applied across the electrolytic solution 34 and the metal layer 30 .
- the electrolytic solution 34 contacts the metal layer 30 .
- the electrolytic solution 34 is water, such as one part NH 4 OH for 10 parts water or 0.1 Mole HCLO 4 .
- a potentiostat 36 consists of a first electrode 40 , known as a counter electrode, and a second electrode 45 , known as a reference electrode. Both the first 40 and second 45 electrodes are immersed in the electrolytic solution 34 .
- the potentiostat 36 also provides a third electrode 46 , known as the working electrode, which is connected to the substrate 4 .
- the substrate 4 is in electrical communication with the metal layer 30 .
- the potentiostat 36 is a standard device, one of which is a PAR available from E.G.& G. of Princeton, N.J.
- the reference electrode is an SCE (saturated calomel electrode).
- the potentiostat 36 monitors the current flowing between the first and third electrodes 40 and 46 .
- the potentiostat controls the potential between the second and third electrodes 45 and 46 .
- the potential is in the range of ⁇ 2.0 volts to 5 volts (i.e. SCE reference electrode) for 5-120 sec depending on the desired thickness of the dielectric.
- the current is measured between electrodes 40 and 46 and is controlled by varying the potential between the second and third electrodes 45 and 46 to obtain the desired current.
- the potentiostat allows the potential to be adjusted within a range of potentials conducive to the oxidizing of titanium.
- the oxidation reaction simultaneously oxidizes the metal layer 30 across the entire wafer surface.
- a three electrode potentiostat controls the electrochemical oxidation process
- a two electrode rheostat control device may also be used.
- the oxidation is less controllable using the two electrode rheostat.
- the second electrode 45 is eliminated and the electrochemical reaction changes the counter electrode chemistry. When this happens the potential changes.
- the existence of the reference electrode provides better control of the oxidation process.
- substantially all of the metal layer 30 is oxidized during the electrolytic process to form a metal oxide 35 , titanium dioxide in the example embodiment, see FIG. 5 .
- the titanium dioxide has a high dielectric constant.
- the thickness of the metal oxide ranges between 10-1000 Angstroms and the dielectric constant is between 86 and 170.
- the metal oxide is chemically mechanically planarized and a second conductive layer 55 is deposited to overlie the metal silicon dioxide layer 5 , the silicon oxide 50 and the metal oxide 35 , see FIG. 6 .
- the second conductive layer 55 is created using conventional methods such as CVD, PVD, or electroless deposition.
- the conductive layer 55 is polysilicon although metal may be used instead of polysilicon, and more than one material may be used to form conductive layer 55 .
- a mask 60 is then formed to define the future capacitor structures.
- the capacitors 65 made by the method of an embodiment of the invention comprises a first capacitor plate which is first conductive layer 25 , a second capacitor plate which is the second conductive layer 55 , and a dielectric which is the metal oxide 35 .
- the metal layer 30 it is only necessary to oxidize a portion of the metal layer 30 to create a metal/metal oxide layer, or in the example embodiment a titanium/titanium dioxide layer.
- the unoxidized metal layer 30 and the polysilicon layer 25 form the first capacitor plate while the thin layer of titanium oxide forms the dielectric.
- each metal layer is electrochemically oxidized prior to the deposition of a subsequent metal layer.
- the dielectric comprises alternate layers of oxide and metal.
- the second conductive layer 55 is deposited on the last metal oxide created.
- a first metal layer 75 such as titanium is sputter deposited to overlie the silicon dioxide layer 5 and to contact exposed portions of substrate 4 following the etch of the silicon dioxide layer 5 shown in FIG. 1 .
- the wafer 1 is then placed in an electrolytic solution of acidic water.
- a current flows in the electrolytic solution in response to a potential applied across the electrolytic solution.
- the current is controlled with a potentiostat in order to control the oxidation of the metal layer. By controlling the oxidation it is possible to oxidize only a top portion of the first metal layer 75 to form a first metal oxide 80 , see FIG. 9A .
- the metal layer 75 is planarized to expose the silicon dioxide prior to oxidation and formation of the first metal oxide 80 , see FIGS. 8B and 9B .
- a second metal layer 85 is sputter deposited to overlie the first metal oxide 80 .
- the wafer 1 is placed in the electrolytic solution and an upper portion of the second metal layer 85 is oxidized to form a second metal oxide 90 , see FIGS. 10A and 10B .
- the second metal layer 85 has been planarized to expose the silicon dioxide prior to oxidation.
- a third metal layer 95 is sputter deposited to overlie the second metal oxide layer 90 , and capacitors are defined by a mask 100 , see FIGS. 11A and 11B .
- Exposed first, second and third metal layers 75 , 85 , and 95 and exposed first and second metal oxide layers 80 and 90 are etched to form the capacitors 105 of an embodiment of the invention, see FIGS. 12A and 12B .
- First and third metal layers 75 and 95 form first and second capacitor plates of the capacitors 105
- the first and second metal oxide layers 80 and 90 and second metal layer 85 form the dielectric of the capacitors 105 .
- the first, second, and third metal layers 75 , 85 , and 95 are titanium. Therefore in the example embodiment the metal oxide layers 80 and 90 are titanium dioxide. It is also possible to use only one or to use more than the number of metal/metal oxide layers described above as the dielectric layer, or it is possible to oxidize an entire metal layer if it is not the first or last metal layer deposited.
- the metal layer 30 (in this embodiment titanium) may be alloyed with a material, such as Strontium.
- SrTiO 3 is formed during the oxidation performed by the method of an embodiment of the invention.
- Other titanates may also be formed depending on the alloy used in combination with titanium.
- Ba or Pb may be combined with Ti to form BaTiO 3 and PbTiO 3 , respectively, during oxidation.
- the process also works for TiO 3 ⁇ 2 complexes.
- the metal layer 30 (in this embodiment titanium) may be oxidized in a supersaturated Sr +2 solution such as Sr(OH) 2 to form SrTrO 3 , in an example embodiment.
- the capacitors 65 and 105 shown in FIGS. 7 and 12 are typically used in a monolithic memory device 110 , such as a dynamic random access memory device, as shown in FIG. 13 .
- the monolithic memory device 110 and a processor 115 form part of a memory system 120 .
- the processor 115 is typically used to generate external control signals which accesses the monolithic memory device 110 either directly or through a memory controller.
- the capacitor of an embodiment of the invention is formed by a process using only two deposition steps.
- the capacitor has first and second conductive plates and a dielectric is formed from the first conductive plate.
- a metal layer is deposited and at least partially oxidized in an electrolytic solution. The metal oxide formed during this oxidation forms the dielectric of the capacitor. Portions not oxidized may form at least a portion of a capacitor plate.
- a metal layer is deposited to overlie a first capacitor plate fabricated on a semiconductor wafer.
- the wafer is placed in an electrolyte conducive to forming an oxide with the metal.
- a potential is applied across the electrolyte and the metal, and at least a portion of the metal oxidizes.
- the metal is titanium and titanium dioxide is formed during the electrochemical reaction.
- the capacitor fabrication is completed with the formation of a second capacitor plate overlying the oxidized metal layer.
- the oxidized metal layer functions as the dielectric of the capacitor and has a high dielectric constant.
Abstract
Some embodiments of the invention include a capacitor in which a dielectric of the capacitor is formed by oxidizing at least a portion of a metal layer. Other embodiments are described and claimed.
Description
- This application is a Divisional of U.S. application Ser. No. 10/946,770, filed Sep. 22, 2004, which is a Divisional of U.S. application Ser. No. 09/246,918, filed Feb. 9, 1999, now U.S. Pat. No. 6,838,353, which is a Divisional of U.S. application Ser. No. 08/676,708, filed Jul. 8, 1996, now U.S. Pat. No. 6,660,610, all of which are incorporated herein by reference.
- Although there have been attempts to deposit metal oxides, such as TiO2 and SrTiO3, during semiconductor fabrication, thermal oxidation of metals in the fabrication of capacitors has been limited since an initial oxide layer prohibits further diffusion during thermal oxidation. As a result the use of high dielectric constant oxidized metals has been limited in semiconductor capacitor fabrication. One such metal, titanium dioxide, has a dielectric constant 2-15 times greater than present semiconductor capacitor dielectrics such as silicon nitride, while titanates are 2-1000 times greater.
- In the Jan. 1996 issue of Material Research, Vol. 11, No. 1, an article entitled ELECTROCHEMICAL SYNTHESIS OF BARIUM TITANATE THIN FILMS, R. R. Bacsa et al. describes the synthesizing of polycrystalline films of barium titanate on titanium substrates by the galvanostatic anodization of titanium to form a material which has a dielectric constant of 200.
-
FIG. 1 is a cross section of a semiconductor wafer following the formation of a silicon dioxide layer and the masking thereof. -
FIG. 2 is the cross section ofFIG. 1 following an etch of the silicon dioxide layer and following a deposition and etch of polysilicon. -
FIG. 3 is the cross section shown inFIG. 2 following a deposition of titanium. -
FIG. 4 is the cross section shown inFIG. 3 when placed in an apparatus configured to perform electrochemical oxidation. -
FIG. 5 is the cross section shown inFIG. 4 following the oxidation of the titanium layer. -
FIG. 6 is the cross section shown inFIG. 5 following the deposition and masking of a conductive layer. -
FIG. 7 is the cross section shown inFIG. 6 following the final capacitor formation. -
FIG. 8A is the cross section of the semiconductor wafer shown inFIG. 1 following an etch of the silicon dioxide layer and a deposit of a first metal layer. -
FIG. 8B is the cross section of the semiconductor wafer shown inFIG. 1 following an etch of the silicon dioxide layer and a deposit and planarization of a first metal layer. -
FIG. 9A is the cross section shown inFIG. 8A following the electrochemical oxidation of the first metal layer and a deposit of a second metal layer. -
FIG. 9B is the cross section shown inFIG. 8B following the planarization and electrochemical oxidation of the first metal layer and following a deposit and planarization of a second metal layer. -
FIG. 10A is the cross section shown inFIG. 9A following an electrochemical oxidation of the second metal layer. -
FIG. 10B is the cross section shown inFIG. 9B following a electrochemical oxidation of the second metal layer. -
FIG. 11A is the cross section shown inFIG. 10A following the formation of a capacitor plate and the masking thereof. -
FIG. 11B is the cross section shown inFIG. 10B following the formation of a capacitor plate and the masking thereof. -
FIG. 12A is the cross section shown inFIG. 11A following an etch and showing one capacitor of an embodiment of the invention. -
FIG. 12B is the cross section shown inFIG. 11B following an etch and showing one capacitor of an embodiment of the invention. -
FIG. 13 is a block schematic of a memory system of an embodiment of the invention. -
FIGS. 1-7 depict cross sections of asemiconductor wafer 1 following the process steps of a first embodiment used in fabricating thewafer 1. InFIG. 1 field oxide regions 2 andwordlines 3 have been formed overlying a substrate 4 using conventional semiconductor process methods. Following the wordline formation a thick layer of silicon dioxide 5 is deposited to a thickness approximately equal to 5000 angstroms and then planarized. The silicon dioxide 5 is masked to define future capacitor substrate contact regions withmask layer 15. - In
FIG. 2 the silicon dioxide 5 is anisotropically dry etched to expose the substrate 4 in the unmasked regions. Following the etch a substantially conformal firstconductive layer 25, for example a polysilicon layer having a thickness of 200-400 angstroms, is deposited to overlie the exposed substrate 4 and the silicon dioxide 5. Following the formation of theconductive layer 25 upper portions of the silicon dioxide layer 5 are exposed by removing portions of theconductive layer 25 using a spacer etch or using CMP (chemical mechanical planarization) following a resist deposit. The removal of portions of theconductive layer 25 creates electrically isolated portions of theconductive layer 25. The isolated portions ofconductive layer 25 are first capacitor plates of the capacitor of an embodiment of the invention. Conventional methods for depositing theconductive layer 25 include CVD (chemical vapor deposition), PVD (physical vapor deposition) and electroless deposition. In an alternate embodiment a metal layer is deposited by a conventional method and functions as the firstconductive layer 25. - Following the deposition and isolation of portions of the first conductive layer 25 a
conformal metal layer 30 is deposited by chemical vapor deposition to overlie the firstconductive layer 25 and exposed portions of silicon dioxide layer 5, seeFIG. 3 . In an embodiment, theconformal metal layer 30 is titanium having a thickness of approximately 16-100 angstrom. Although in this embodiment titanium is used other metals may be used such as copper, gold, tungsten, and nickel. In a case where metal is used as the firstconductive layer 25 it may be necessary to form diffusion barrier layer or an oxidation resistant layer or both interposed between the firstconductive layer 25 and themetal layers 30. Thus, it should be noted that the firstconductive layer 25 may actually be comprised of more than one material. For example in a ministack application a conductive plug and further conductive layers overlying the conductive plug may form the first conductive layer. - In
FIG. 4 thewafer 1 is placed inelectrolytic solution 34 conducive to oxidizing themetal layer 30 when a potential is applied across theelectrolytic solution 34 and themetal layer 30. Theelectrolytic solution 34 contacts themetal layer 30. In an embodiment, theelectrolytic solution 34 is water, such as one part NH4OH for 10 parts water or 0.1 Mole HCLO4. However, a basic or acidic solution could also be used. Apotentiostat 36 consists of afirst electrode 40, known as a counter electrode, and asecond electrode 45, known as a reference electrode. Both the first 40 and second 45 electrodes are immersed in theelectrolytic solution 34. Thepotentiostat 36 also provides athird electrode 46, known as the working electrode, which is connected to the substrate 4. The substrate 4 is in electrical communication with themetal layer 30. Thepotentiostat 36 is a standard device, one of which is a PAR available from E.G.& G. of Princeton, N.J. The reference electrode is an SCE (saturated calomel electrode). Thepotentiostat 36 monitors the current flowing between the first andthird electrodes third electrodes electrodes third electrodes metal layer 30 across the entire wafer surface. - Although in an embodiment, a three electrode potentiostat controls the electrochemical oxidation process, a two electrode rheostat control device may also be used. However, the oxidation is less controllable using the two electrode rheostat. When using the rheostat the
second electrode 45 is eliminated and the electrochemical reaction changes the counter electrode chemistry. When this happens the potential changes. Thus the oxidation of themetal layer 30 is uncontrolled. In the three electrode embodiment, the existence of the reference electrode provides better control of the oxidation process. - In the first embodiment substantially all of the
metal layer 30 is oxidized during the electrolytic process to form ametal oxide 35, titanium dioxide in the example embodiment, seeFIG. 5 . The titanium dioxide has a high dielectric constant. For example, the thickness of the metal oxide ranges between 10-1000 Angstroms and the dielectric constant is between 86 and 170. - Following the oxidation step the metal oxide is chemically mechanically planarized and a second
conductive layer 55 is deposited to overlie the metal silicon dioxide layer 5, the silicon oxide 50 and themetal oxide 35, seeFIG. 6 . The secondconductive layer 55 is created using conventional methods such as CVD, PVD, or electroless deposition. In an embodiment, theconductive layer 55 is polysilicon although metal may be used instead of polysilicon, and more than one material may be used to formconductive layer 55. Amask 60 is then formed to define the future capacitor structures. - In
FIG. 7 theconductive layer 55 has been etched in unmasked regions to complete thecapacitor structures 65. Thecapacitors 65 made by the method of an embodiment of the invention comprises a first capacitor plate which is firstconductive layer 25, a second capacitor plate which is the secondconductive layer 55, and a dielectric which is themetal oxide 35. - In an alternate embodiment it is only necessary to oxidize a portion of the
metal layer 30 to create a metal/metal oxide layer, or in the example embodiment a titanium/titanium dioxide layer. In this case theunoxidized metal layer 30 and thepolysilicon layer 25 form the first capacitor plate while the thin layer of titanium oxide forms the dielectric. - In a still further alternate embodiment multiple layers of metal are deposited and at least a portion of each metal layer is electrochemically oxidized prior to the deposition of a subsequent metal layer. In this case the dielectric comprises alternate layers of oxide and metal. In this embodiment the second
conductive layer 55 is deposited on the last metal oxide created. - In a second embodiment of the invention, shown in
FIGS. 8A-12B , afirst metal layer 75, such as titanium, is sputter deposited to overlie the silicon dioxide layer 5 and to contact exposed portions of substrate 4 following the etch of the silicon dioxide layer 5 shown inFIG. 1 . Thewafer 1 is then placed in an electrolytic solution of acidic water. A current flows in the electrolytic solution in response to a potential applied across the electrolytic solution. The current is controlled with a potentiostat in order to control the oxidation of the metal layer. By controlling the oxidation it is possible to oxidize only a top portion of thefirst metal layer 75 to form afirst metal oxide 80, seeFIG. 9A . - Alternately the
metal layer 75 is planarized to expose the silicon dioxide prior to oxidation and formation of thefirst metal oxide 80, seeFIGS. 8B and 9B . - Following the first oxidation a
second metal layer 85,FIG. 9A , is sputter deposited to overlie thefirst metal oxide 80. Again thewafer 1 is placed in the electrolytic solution and an upper portion of thesecond metal layer 85 is oxidized to form asecond metal oxide 90, seeFIGS. 10A and 10B . - In the alternate embodiment, shown in
FIGS. 9B and 10B , thesecond metal layer 85 has been planarized to expose the silicon dioxide prior to oxidation. - Following the oxidation of the second metal layer 85 a
third metal layer 95 is sputter deposited to overlie the secondmetal oxide layer 90, and capacitors are defined by amask 100, seeFIGS. 11A and 11B . - Exposed first, second and third metal layers 75, 85, and 95 and exposed first and second metal oxide layers 80 and 90 are etched to form the
capacitors 105 of an embodiment of the invention, seeFIGS. 12A and 12B . First andthird metal layers capacitors 105, and the first and second metal oxide layers 80 and 90 andsecond metal layer 85 form the dielectric of thecapacitors 105. In an example embodiment the first, second, and third metal layers 75, 85, and 95 are titanium. Therefore in the example embodiment the metal oxide layers 80 and 90 are titanium dioxide. It is also possible to use only one or to use more than the number of metal/metal oxide layers described above as the dielectric layer, or it is possible to oxidize an entire metal layer if it is not the first or last metal layer deposited. - In further conceived embodiments the metal layer 30 (in this embodiment titanium) may be alloyed with a material, such as Strontium. In this case SrTiO3 is formed during the oxidation performed by the method of an embodiment of the invention. Other titanates may also be formed depending on the alloy used in combination with titanium. For Example, Ba or Pb may be combined with Ti to form BaTiO3 and PbTiO3, respectively, during oxidation. The process also works for TiO3 −2 complexes. In a still further embodiment the metal layer 30 (in this embodiment titanium) may be oxidized in a supersaturated Sr+2 solution such as Sr(OH)2 to form SrTrO3, in an example embodiment.
- The
capacitors FIGS. 7 and 12 (A&B) respectively are typically used in amonolithic memory device 110, such as a dynamic random access memory device, as shown inFIG. 13 . Themonolithic memory device 110 and aprocessor 115 form part of amemory system 120. Theprocessor 115 is typically used to generate external control signals which accesses themonolithic memory device 110 either directly or through a memory controller. - Methods and apparatus for devices having improved capacitance are described. In one exemplary embodiment, the capacitor of an embodiment of the invention is formed by a process using only two deposition steps. The capacitor has first and second conductive plates and a dielectric is formed from the first conductive plate. In one exemplary process in accordance with and embodiment of the invention, a metal layer is deposited and at least partially oxidized in an electrolytic solution. The metal oxide formed during this oxidation forms the dielectric of the capacitor. Portions not oxidized may form at least a portion of a capacitor plate. In one exemplary implementation in accordance with an embodiment of the invention, a metal layer is deposited to overlie a first capacitor plate fabricated on a semiconductor wafer. The wafer is placed in an electrolyte conducive to forming an oxide with the metal. A potential is applied across the electrolyte and the metal, and at least a portion of the metal oxidizes. In an embodiment the metal is titanium and titanium dioxide is formed during the electrochemical reaction. The capacitor fabrication is completed with the formation of a second capacitor plate overlying the oxidized metal layer. The oxidized metal layer functions as the dielectric of the capacitor and has a high dielectric constant.
- It will be evident to one skilled in the art that many different combinations of materials, deposits and etch steps may be used to fabricate the capacitor and dielectric according to example embodiments of the invention without departing from the scope of the embodiments of the invention as claimed. The method for forming the dielectric according to an embodiment of the invention is equally applicable to any type of capacitor structure, such as trench, container, and stacked and ministacked or variations thereof.
Claims (30)
1. A method of forming capacitor, the method comprising:
forming a capacitor plate over a substrate;
forming a metal layer over the substrate;
applying a potential across the metal layer; and
oxidizing at least a portion of the metal layer to form an oxidized layer, wherein the oxidized layer forms a dielectric of the capacitor.
2. The method of claim 1 , wherein the conductive layer is formed from a first material, and wherein the metal layer is formed from a second material different from the first material.
3. The method of claim 2 , wherein the capacitor plate is formed from metal.
4. The method of claim 3 further comprising:
forming a diffusion barrier layer between the capacitor plate and the metal layer.
5. The method of claim 1 , wherein the metal layer is formed from one of titanium, copper, gold, tungsten and nickel.
6. The method of claim 5 , wherein the capacitor plate is formed from polysilicon.
7. The method of claim 1 , wherein the metal layer is formed from an alloy of a metal and an additional material of one of strontium, barium, and lead.
8. The method of claim 7 , wherein the metal of the metal layer is titanium.
9. The method of claim 1 , wherein oxidizing the portion of the metal layer includes contacting the portion of the metal layer with an Sr+2 solution.
10. The method of claim 1 , wherein oxidizing the portion of the metal layer includes contacting the portion of the metal layer with a solution of one part NH4OH to ten parts water.
11. The method of claim 1 , wherein oxidizing the portion of the metal layer includes contacting the portion of the metal layer with a solution of, and wherein the solution is a 0.1 molar solution of HClO4.
12. The method of claim 1 , wherein the capacitor plate is formed to a thickness of approximately 200 to 400 angstroms.
13. The method of claim 12 , wherein the metal layer is formed to a thickness of approximately 16 to 100 angstroms.
14. The method of claim 13 , wherein the oxidized layer has a thickness of approximately 10 to 1000 angstroms.
15. A method of forming a capacitor, the method comprising:
forming a capacitor plate over a substrate;
forming a metal layer over the substrate;
applying a potential across the metal layer;
oxidizing a portion of the metal layer to form an oxidized layer, wherein the oxidized layer forms at least a portion of a dielectric of the capacitor;
mechanically planarizing the oxidized layer to form a planarized oxidized layer; and
forming a second capacitor plate over the planarized oxidized layer.
16. The method of claim 15 , wherein the capacitor plate is formed from a first material, and wherein the metal layer is formed from a second material different from the first material.
17. The method of claim 15 , wherein the second conductive layer includes a metal layer.
18. The method of claim 15 , wherein the second capacitor plate includes a polysilicon layer.
19. The method of claim 15 , wherein the metal layer is formed from one of titanium, copper, gold, tungsten and nickel.
20. A method of forming capacitor, the method comprising:
forming a first metal layer over a substrate;
applying a potential across the first metal layer;
oxidizing at least a portion of the first metal layer to obtain an oxidized portion and a non-oxidized portion of the first metal layer;
forming a second metal layer over the first metal layer;
oxidizing at least a portion of the second metal layer to obtain an oxidized portion and a non-oxidized portion of the second metal layer; and
forming a third metal layer over the second metal layer.
21. The method of claim 20 , wherein oxidizing at least the portion of the first metal layer includes contacting the portion of the first metal layer with an electrolytic solution.
22. The method of claim 20 , wherein the first, second, and third metal layers are formed from titanium.
23. The method of claim 22 , wherein the titanium of at least one of the first and second metal layers is alloyed with strontium.
24. The method of claim 22 , wherein the titanium of at least one of the first and second metal layers is alloyed with barium.
25. The method of claim 22 , wherein the titanium of at least one of the first and second metal layers is alloyed with lead.
26. A capacitor comprising:
a first metal layer over a substrate, the first metal layer including an oxidized portion and a non-oxidized portion;
a second metal layer over the first metal layer, the second metal layer including an oxidized portion and a non-oxidized portion; and
a third metal layer over the second metal layer.
27. The capacitor of claim 26 further comprising a diffusion barrier layer between the first metal layer and the second metal layer.
28. The capacitor of claim 27 further comprising a diffusion barrier layer between the second metal layer and the third metal layer.
29. The capacitor of claim 26 , wherein the oxidized portion of one of the first and second metal layers has a dielectric constant between 86 and 170.
30. The capacitor of claim 26 , wherein the first, second, and third metal layer include titanium.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/383,717 US20060196024A1 (en) | 1996-07-08 | 2006-05-16 | Methods and apparatus for devices having improved capacitance |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/676,708 US6660610B2 (en) | 1996-07-08 | 1996-07-08 | Devices having improved capacitance and methods of their fabrication |
US09/246,918 US6838353B1 (en) | 1996-07-08 | 1999-02-09 | Devices having improved capacitance and methods of their fabrication |
US10/946,770 US7126205B2 (en) | 1996-07-08 | 2004-09-22 | Devices having improved capacitance and methods of their fabrication |
US11/383,717 US20060196024A1 (en) | 1996-07-08 | 2006-05-16 | Methods and apparatus for devices having improved capacitance |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/946,770 Division US7126205B2 (en) | 1996-07-08 | 2004-09-22 | Devices having improved capacitance and methods of their fabrication |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060196024A1 true US20060196024A1 (en) | 2006-09-07 |
Family
ID=24715653
Family Applications (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/676,708 Expired - Lifetime US6660610B2 (en) | 1996-07-08 | 1996-07-08 | Devices having improved capacitance and methods of their fabrication |
US09/246,918 Expired - Fee Related US6838353B1 (en) | 1996-07-08 | 1999-02-09 | Devices having improved capacitance and methods of their fabrication |
US09/470,265 Expired - Fee Related US7205599B2 (en) | 1996-07-08 | 1999-12-22 | Devices having improved capacitance |
US10/946,770 Expired - Fee Related US7126205B2 (en) | 1996-07-08 | 2004-09-22 | Devices having improved capacitance and methods of their fabrication |
US11/383,717 Abandoned US20060196024A1 (en) | 1996-07-08 | 2006-05-16 | Methods and apparatus for devices having improved capacitance |
US11/383,715 Abandoned US20060216532A1 (en) | 1996-07-08 | 2006-05-16 | Methods and apparatus for devices having improved capacitance |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/676,708 Expired - Lifetime US6660610B2 (en) | 1996-07-08 | 1996-07-08 | Devices having improved capacitance and methods of their fabrication |
US09/246,918 Expired - Fee Related US6838353B1 (en) | 1996-07-08 | 1999-02-09 | Devices having improved capacitance and methods of their fabrication |
US09/470,265 Expired - Fee Related US7205599B2 (en) | 1996-07-08 | 1999-12-22 | Devices having improved capacitance |
US10/946,770 Expired - Fee Related US7126205B2 (en) | 1996-07-08 | 2004-09-22 | Devices having improved capacitance and methods of their fabrication |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/383,715 Abandoned US20060216532A1 (en) | 1996-07-08 | 2006-05-16 | Methods and apparatus for devices having improved capacitance |
Country Status (1)
Country | Link |
---|---|
US (6) | US6660610B2 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6660610B2 (en) * | 1996-07-08 | 2003-12-09 | Micron Technology, Inc. | Devices having improved capacitance and methods of their fabrication |
EP1294021A1 (en) * | 2001-08-31 | 2003-03-19 | Infineon Technologies AG | Capacitor device for a semiconductor circuit arrangement and method for making the same |
DE10343692A1 (en) * | 2003-09-18 | 2005-04-21 | Mattson Thermal Products Gmbh | Process for the preparation of a nitrogen-containing layer on a semiconductor or metal surface |
US6967118B2 (en) * | 2004-03-09 | 2005-11-22 | Hewlett-Packard Development Company, L.P. | Process for creating Metal-Insulator-Metal devices |
KR20090012834A (en) * | 2007-07-31 | 2009-02-04 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
US8088658B2 (en) | 2009-04-28 | 2012-01-03 | E. I. Du Pont De Nemours And Company | Thin film capacitor and method of fabrication thereof |
US8890287B2 (en) * | 2009-05-29 | 2014-11-18 | Power Gold LLC | Integrated nano-farad capacitors and method of formation |
CN116133362A (en) * | 2021-08-04 | 2023-05-16 | 长鑫存储技术有限公司 | Semiconductor structure and forming method thereof |
Family Cites Families (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4002542A (en) * | 1976-02-09 | 1977-01-11 | Corning Glass Works | Thin film capacitor and method |
US4200474A (en) | 1978-11-20 | 1980-04-29 | Texas Instruments Incorporated | Method of depositing titanium dioxide (rutile) as a gate dielectric for MIS device fabrication |
US4251326A (en) | 1978-12-28 | 1981-02-17 | Western Electric Company, Inc. | Fabricating an RC network utilizing alpha tantalum |
US4243494A (en) * | 1979-04-19 | 1981-01-06 | Kerr-Mcgee Corporation | Process for oxidizing a metal of variable valence by controlled potential electrolysis |
US4244800A (en) * | 1979-08-23 | 1981-01-13 | The United States Of America As Represented By The United States Department Of Energy | Apparatus for use in rapid and accurate controlled-potential coulometric analysis |
US4385966A (en) * | 1980-10-07 | 1983-05-31 | Bell Telephone Laboratories, Incorporated | Fabrication of thin film resistors and capacitors |
US4521446A (en) | 1982-02-01 | 1985-06-04 | Texas Instruments Incorporated | Method for depositing polysilicon over TiO2 |
FR2530077A1 (en) * | 1982-07-09 | 1984-01-13 | Radiotechnique Compelec | METHOD FOR PRODUCING INTEGRATED CAPACITORS IN A MICROELECTRONIC STRUCTURE |
US4458295A (en) * | 1982-11-09 | 1984-07-03 | Raytheon Company | Lumped passive components and method of manufacture |
JPS60132353A (en) * | 1983-12-20 | 1985-07-15 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
US5189503A (en) | 1988-03-04 | 1993-02-23 | Kabushiki Kaisha Toshiba | High dielectric capacitor having low current leakage |
US4936957A (en) * | 1988-03-28 | 1990-06-26 | The United States Of America As Represented By The Secretary Of The Air Force | Thin film oxide dielectric structure and method |
JPH02191330A (en) | 1988-09-29 | 1990-07-27 | Taiyo Yuden Co Ltd | Titanium oxide thin film and its manufacture |
JPH0444204A (en) * | 1990-06-08 | 1992-02-14 | Nippon Chemicon Corp | Aluminum electrode for electrolytic capacitor |
EP0480411A1 (en) | 1990-10-10 | 1992-04-15 | Micron Technology, Inc. | Stacked capacitor DRAM |
US5097381A (en) | 1990-10-11 | 1992-03-17 | Micron Technology, Inc. | Double sidewall trench capacitor cell |
US5196364A (en) | 1990-10-24 | 1993-03-23 | Micron Technology, Inc. | Method of making a stacked capacitor dram cell |
US5185075A (en) * | 1990-10-25 | 1993-02-09 | The Alta Group | Surface treated titanium/titanium alloy articles and process for producing |
US5155057A (en) | 1990-11-05 | 1992-10-13 | Micron Technology, Inc. | Stacked v-cell capacitor using a disposable composite dielectric on top of a digit line |
US5049517A (en) | 1990-11-07 | 1991-09-17 | Micron Technology, Inc. | Method for formation of a stacked capacitor |
US5061650A (en) | 1991-01-17 | 1991-10-29 | Micron Technology, Inc. | Method for formation of a stacked capacitor |
US5082797A (en) | 1991-01-22 | 1992-01-21 | Micron Technology, Inc. | Method of making stacked textured container capacitor |
US5053351A (en) | 1991-03-19 | 1991-10-01 | Micron Technology, Inc. | Method of making stacked E-cell capacitor DRAM cell |
US5262343A (en) | 1991-04-12 | 1993-11-16 | Micron Technology, Inc. | DRAM stacked capacitor fabrication process |
US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
JPH05121275A (en) * | 1991-10-28 | 1993-05-18 | Sumitomo Chem Co Ltd | Manufacture of titanium electrolytic capacitor |
US5168073A (en) | 1991-10-31 | 1992-12-01 | Micron Technology, Inc. | Method for fabricating storage node capacitor having tungsten and etched tin storage node capacitor plate |
US5192703A (en) | 1991-10-31 | 1993-03-09 | Micron Technology, Inc. | Method of making tungsten contact core stack capacitor |
US5134085A (en) | 1991-11-21 | 1992-07-28 | Micron Technology, Inc. | Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories |
JPH05160342A (en) * | 1991-12-02 | 1993-06-25 | Canon Inc | Semiconductor device and manufacture thereof |
EP0553791A1 (en) * | 1992-01-31 | 1993-08-04 | Nec Corporation | Capacitor electrode for dram and process of fabrication thereof |
US5382817A (en) | 1992-02-20 | 1995-01-17 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a ferroelectric capacitor with a planarized lower electrode |
JP3133140B2 (en) * | 1992-04-01 | 2001-02-05 | 株式会社半導体エネルギー研究所 | Display device |
US5234856A (en) | 1992-04-15 | 1993-08-10 | Micron Technology, Inc. | Dynamic random access memory cell having a stacked-trench capacitor that is resistant to alpha particle generated soft errors, and method of manufacturing same |
US5563089A (en) | 1994-07-20 | 1996-10-08 | Micron Technology, Inc. | Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells |
US5392189A (en) | 1993-04-02 | 1995-02-21 | Micron Semiconductor, Inc. | Capacitor compatible with high dielectric constant materials having two independent insulative layers and the method for forming same |
US5381302A (en) | 1993-04-02 | 1995-01-10 | Micron Semiconductor, Inc. | Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same |
US5392169A (en) | 1993-06-08 | 1995-02-21 | International Business Machines Corporation | Electrical means to diminish read-back signal waveform distortion in recording heads |
US5416348A (en) | 1993-07-15 | 1995-05-16 | Micron Semiconductor, Inc. | Current leakage reduction at the storage node diffusion region of a stacked-trench DRAM cell by selectively oxidizing the floor of the trench |
US5439840A (en) | 1993-08-02 | 1995-08-08 | Motorola, Inc. | Method of forming a nonvolatile random access memory capacitor cell having a metal-oxide dielectric |
US5354705A (en) | 1993-09-15 | 1994-10-11 | Micron Semiconductor, Inc. | Technique to fabricate a container structure with rough inner and outer surfaces |
US5811990A (en) | 1993-10-15 | 1998-09-22 | Micron Technology, Inc. | Voltage pump and a level translator circuit |
US5508881A (en) * | 1994-02-01 | 1996-04-16 | Quality Microcircuits Corporation | Capacitors and interconnect lines for use with integrated circuits |
JPH07226485A (en) | 1994-02-10 | 1995-08-22 | Fujitsu Ltd | Manufacturing method of capacitor for integrated circuit |
JPH08115851A (en) * | 1994-10-14 | 1996-05-07 | Ngk Spark Plug Co Ltd | Ceramic substrate with thin-film capacitor and its manufacturing method |
US5576240A (en) * | 1994-12-09 | 1996-11-19 | Lucent Technologies Inc. | Method for making a metal to metal capacitor |
US5625233A (en) * | 1995-01-13 | 1997-04-29 | Ibm Corporation | Thin film multi-layer oxygen diffusion barrier consisting of refractory metal, refractory metal aluminide, and aluminum oxide |
US5438011A (en) | 1995-03-03 | 1995-08-01 | Micron Technology, Inc. | Method of forming a capacitor using a photoresist contact sidewall having standing wave ripples |
US5708302A (en) | 1995-04-26 | 1998-01-13 | Symetrix Corporation | Bottom electrode structure for dielectric capacitors |
KR100215861B1 (en) * | 1996-03-13 | 1999-08-16 | 구본준 | Dielectric thin film fabrication and semiconductor memory device fabrication method |
US6660610B2 (en) * | 1996-07-08 | 2003-12-09 | Micron Technology, Inc. | Devices having improved capacitance and methods of their fabrication |
US5876788A (en) | 1997-01-16 | 1999-03-02 | International Business Machines Corporation | High dielectric TiO2 -SiN composite films for memory applications |
US5893731A (en) * | 1997-05-23 | 1999-04-13 | Industrial Technology Research Institute | Method for fabricating low cost integrated resistor capacitor combinations |
JPH1154614A (en) | 1997-07-29 | 1999-02-26 | Toshiba Corp | Semiconductor device and its manufacture |
US5960294A (en) | 1998-01-13 | 1999-09-28 | Micron Technology, Inc. | Method of fabricating a semiconductor device utilizing polysilicon grains |
US6226173B1 (en) * | 1999-01-26 | 2001-05-01 | Case Western Reserve University | Directionally-grown capacitor anodes |
US6323078B1 (en) | 1999-10-14 | 2001-11-27 | Agere Systems Guardian Corp. | Method of forming metal oxide metal capacitors using multi-step rapid thermal process and a device formed thereby |
US6261917B1 (en) | 2000-05-09 | 2001-07-17 | Chartered Semiconductor Manufacturing Ltd. | High-K MOM capacitor |
-
1996
- 1996-07-08 US US08/676,708 patent/US6660610B2/en not_active Expired - Lifetime
-
1999
- 1999-02-09 US US09/246,918 patent/US6838353B1/en not_active Expired - Fee Related
- 1999-12-22 US US09/470,265 patent/US7205599B2/en not_active Expired - Fee Related
-
2004
- 2004-09-22 US US10/946,770 patent/US7126205B2/en not_active Expired - Fee Related
-
2006
- 2006-05-16 US US11/383,717 patent/US20060196024A1/en not_active Abandoned
- 2006-05-16 US US11/383,715 patent/US20060216532A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US6660610B2 (en) | 2003-12-09 |
US20020038879A1 (en) | 2002-04-04 |
US7205599B2 (en) | 2007-04-17 |
US7126205B2 (en) | 2006-10-24 |
US20010050384A1 (en) | 2001-12-13 |
US6838353B1 (en) | 2005-01-04 |
US20060216532A1 (en) | 2006-09-28 |
US20050037592A1 (en) | 2005-02-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5633781A (en) | Isolated sidewall capacitor having a compound plate electrode | |
US5914851A (en) | Isolated sidewall capacitor | |
KR100272172B1 (en) | Capacitor of semiconductor device and mamufacturing method thereof | |
US5573979A (en) | Sloped storage node for a 3-D dram cell structure | |
US20060196024A1 (en) | Methods and apparatus for devices having improved capacitance | |
JP3526388B2 (en) | Method of manufacturing electrical device | |
US5585998A (en) | Isolated sidewall capacitor with dual dielectric | |
JPH06302764A (en) | Manufacture of thin film capacitor | |
EP1297562A2 (en) | Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers | |
KR100287187B1 (en) | capacitor of semiconductor device and manufacturing method thereof | |
US20020197744A1 (en) | Ferroelectric memory devices using a ferroelectric planarization layer and fabrication methods | |
US6131258A (en) | Sidewall capacitor with L-shaped dielectric | |
US6242321B1 (en) | Structure and fabrication method for non-planar memory elements | |
JP2003303896A (en) | Electronic microcomponent provided with capacitance structure and its manufacturing method | |
US6541332B2 (en) | Method for fabricating capacitor containing zirconium oxide dielectric layer | |
KR19980043406A (en) | Capacitor of Semiconductor Device and Manufacturing Method Thereof | |
US20030139006A1 (en) | Method for producing capacitor structures | |
KR19980065687A (en) | Manufacturing method of capacitor | |
US6495415B2 (en) | Method for fabricating a patterned layer | |
KR0151058B1 (en) | Ferroelectric capacitor and its fabrication method | |
KR100277939B1 (en) | bottom electrode of capacitor with ferroelectric | |
KR19980065732A (en) | Method of manufacturing a capacitor | |
KR20000040534A (en) | Method for manufacturing capacitor of semiconductor device by using an electric plating | |
KR20000007540A (en) | Capacitor and fabrication method thereof | |
KR20000026348A (en) | Method for forming capacitor of semiconductor memory device using etch blocking layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |