US20060202287A1 - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- US20060202287A1 US20060202287A1 US11/429,154 US42915406A US2006202287A1 US 20060202287 A1 US20060202287 A1 US 20060202287A1 US 42915406 A US42915406 A US 42915406A US 2006202287 A1 US2006202287 A1 US 2006202287A1
- Authority
- US
- United States
- Prior art keywords
- diffused layer
- dopant
- dopant diffused
- ions
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 52
- 238000000034 method Methods 0.000 title description 39
- 239000002019 doping agent Substances 0.000 claims abstract description 200
- 150000002500 ions Chemical class 0.000 claims abstract description 44
- 238000009792 diffusion process Methods 0.000 claims abstract description 40
- 238000005204 segregation Methods 0.000 claims abstract description 9
- 229910001449 indium ion Inorganic materials 0.000 claims description 30
- 239000000758 substrate Substances 0.000 description 39
- 229910052785 arsenic Inorganic materials 0.000 description 32
- 229910052738 indium Inorganic materials 0.000 description 30
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 30
- -1 boron ions Chemical class 0.000 description 27
- 239000007943 implant Substances 0.000 description 20
- 238000000137 annealing Methods 0.000 description 17
- 230000001052 transient effect Effects 0.000 description 15
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 13
- 229910052710 silicon Inorganic materials 0.000 description 13
- 239000010703 silicon Substances 0.000 description 13
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 8
- 229910052796 boron Inorganic materials 0.000 description 8
- 230000000694 effects Effects 0.000 description 8
- 238000004151 rapid thermal annealing Methods 0.000 description 6
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- 230000007547 defect Effects 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000005465 channeling Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 238000002513 implantation Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- 239000010941 cobalt Substances 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 2
- 238000005280 amorphization Methods 0.000 description 2
- 229910001439 antimony ion Inorganic materials 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- 229940075103 antimony Drugs 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Definitions
- the present invention relates to a semiconductor device, which has a superfine structure contributing to ultralarge-scale integration of a semiconductor integrated circuit and can operate at a high speed with its power dissipation reduced, and also relates to a method for fabricating the same.
- FIG. 5 illustrates a cross-sectional structure for a known MIS transistor with a shallow junction.
- a gate electrode 3 has been formed over a p-type semiconductor substrate 1 with a gate insulating film 2 interposed therebetween.
- high-concentration dopant diffused layer 5 In respective surface regions of the semiconductor substrate 1 that are located on both sides of the gate electrode 3 (i.e., regions to be source/drain regions), high-concentration dopant diffused layer 5 , extended high-concentration dopant diffused layer 6 and pocket dopant diffused layer 7 are formed.
- the high-concentration dopant diffused layer 5 is formed to have a deep junction by diffusing an n-type dopant (e.g., arsenic) thereto.
- n-type dopant e.g., arsenic
- the extended high-concentration dopant diffused layer 6 is formed inside the high-concentration dopant diffused layer 5 by diffusing an n-type dopant (e.g., arsenic) thereto and has a junction shallower than that of the high-concentration dopant diffused layer 5 .
- the pocket dopant diffused layer 7 is located under the extended high-concentration dopant diffused layer 6 and has been formed by diffusing a p-type dopant (e.g., boron) thereto.
- a sidewall 8 has been formed out of an insulating film on the side faces of the gate electrode 3 .
- a gate electrode 3 is formed over a p-type semiconductor substrate 1 with a gate insulating film 2 interposed therebetween.
- arsenic and boron ions are implanted in this order as n- and p-type dopant ions, respectively, using the gate electrode 3 as a mask, thereby forming n- and p-type-ion implanted layers 6 A and 7 A, respectively, as shown in FIG. 6 ( b ).
- a silicon nitride film is deposited over the entire surface of the semiconductor substrate 1 at a temperature of about 7000 , and then etched anisotropically, thereby forming a sidewall 8 on the side faces of the gate electrode 3 as shown in FIG. 6 ( c ).
- n-type dopant ions are implanted as n-type dopant ions using the gate electrode 2 and sidewall 8 as a mask. Then, annealing is conducted at a temperature between about 900 ⁇ and about 1000 ⁇ for about 10 seconds. In this manner, n-type high-concentration dopant diffused layer 5 with a deep junction, n-type extended high-concentration dopant diffused layer 6 located inside the high-concentration dopant diffused layer 5 and having a junction shallower than that of the high-concentration dopant diffused layer 5 and p-type pocket dopant diffused layer 7 located under the extended high-concentration dopant diffused layer 6 are formed as shown in FIG. 6 ( d ).
- a cobalt film and a titanium nitride film are deposited in this order to thicknesses of about 10 nm and about 20 nm, respectively, over the semiconductor substrate 1 by a sputtering process.
- annealing is conducted at a temperature of about 550 ⁇ for about 10 seconds.
- the titanium nitride film and unreacted parts of the cobalt film are selectively etched away using a mixture of sulfuric acid, hydrogen peroxide and water. And then annealing is conducted at a temperature of about 800 ⁇ for about 10 seconds.
- a cobalt silicide layer 9 is formed to a thickness of about 30 nm on respective surfaces of the gate electrode 3 and high-concentration dopant diffused layer 5 in a self-aligned manner as shown in FIG. 6 ( e ).
- the implant energy of arsenic ions for the n-type-ion implanted layer 6 A which is provided to form the extended high-concentration dopant diffused layer 6 , is lowered to make the junction of the extended high-concentration dopant diffused layer 6 shallower and thereby increase the driving power of the MIS transistor. Also, to reduce the parasitic resistance of the source/drain regions, the implant dose of the arsenic ions is normally increased in this case.
- the n-type-ion implanted layer 6 A is formed by implanting the arsenic ions at a high implant dose and with a low implant energy, then transient enhanced diffusion (TED) of arsenic and boron (i.e., dopants for the n-type-ion implanted layer 6 A and pocket dopant diffused layer 7 ) occurs during the lower-temperature (e.g., about 700 ⁇ ) annealing process to be carried out after that to form the sidewall 8 .
- the extended high-concentration dopant diffused layer 6 and pocket dopant diffused layer 7 cannot be formed to have respective shallow junctions as designed.
- the transient enhanced diffusion is a phenomenon in which an introduced dopant unintentionally diffuses at such a rate as exceeding its diffusion coefficient in thermal equilibrium state. This is because point defects, existing in excessive numbers between lattice sites, and the dopant interact with each other to mutually enhance their diffusion.
- FIG. 7 illustrates profiles of the dopant ions, which have been introduced to form the extended high-concentration dopant diffused layer 6 and pocket dopant diffused layer 7 , in the depth direction (i.e., the direction indicated by the line A-A′ in FIG. 5 ).
- the profile of arsenic for the extended high-concentration dopant diffused layer 6 as plotted in the depth direction shows that its diffusion is rather deep due to the transient enhanced diffusion effects during the anneal.
- Boron for the pocket dopant diffused layer 7 has also been much affected by the transient enhanced diffusion so that its profile has lost sharpness.
- an object of the present invention is providing a semiconductor device that can shallow the junction depths of extended high-concentration dopant diffused layer and pocket dopant diffused layer and can minimize increase in junction leakage current and a method for fabricating the device.
- an inventive semiconductor device includes: a gate electrode formed over a semiconductor region with a gate insulating film interposed therebetween; an extended high-concentration dopant diffused layer of a first conductivity type that has been formed in part of the semiconductor region beside the gate electrode through diffusion of a first dopant; and a pocket dopant diffused layer of a second conductivity type that has been formed under the extended high-concentration dopant diffused layer through diffusion of heavy ions.
- the pocket dopant diffused layer includes a segregated part that has been formed through segregation of the heavy ions.
- the pocket dopant diffused layer is formed through diffusion of a dopant of a second conductivity type that has a large mass (e.g., indium).
- a dopant with a large mass shows a small diffusion coefficient in its thermal equilibrium state.
- most of point defects, which have been created in excessive numbers due to the damage involved with implantation are trapped into a dislocation loop layer. That is to say, the number of freely movable, diffusible point defects decreases. As a result, the dopant profile of the pocket dopant diffused layer sharpens.
- the dislocation loop layer is formed inside the pocket dopant diffused layer and segregated parts are formed in the dislocation loop layer through segregation of the dopant with a large mass.
- the extended high-concentration dopant diffused layer located closer to the surface of the substrate than the pocket dopant diffused layer is, channeling of the first dopant of the first conductivity type is suppressed by an amorphous layer, which has been formed by the dopant of the second conductivity type that has the large mass. Moreover, diffusion of the first dopant is suppressed by the segregated parts of the pocket dopant diffused layer, and therefore the junction will be shallower. As a result, the driving power of the transistor can be increased and the short channel effects can be minimized, thus greatly contributing to miniaturization of the transistor.
- An inventive method for fabricating a semiconductor device includes: a first step of forming a gate electrode over a semiconductor region with a gate insulating film interposed therebetween; a second step of implanting heavy ions into the semiconductor region using the gate electrode as a mask, thereby forming a first ion implanted layer, at least upper part of which is an amorphous layer; a third step of implanting ions of a first dopant into the semiconductor region, in which the amorphous layer has been formed, using the gate electrode as a mask, thereby forming a second ion implanted layer of a first conductivity type; and a fourth step of conducting a first annealing process to activate the first and second ion implanted layers, thereby forming an extended high-concentration dopant diffused layer of the first conductivity type through diffusion of the first dopant and a pocket dopant diffused layer, which is located under the extended high-concentration dopant diffused layer, through diffusion of the heavy ions, respectively.
- ions of a first dopant of a first conductivity type are implanted.
- a dislocation loop layer is formed near an amorphous/crystalline interface during the annealing process after the ions have been implanted.
- silicon interstitials which usually cause transient enhanced diffusion, are trapped into the dislocation loop layer.
- a segregated part is formed in the pocket dopant diffused layer through segregation of the heavy ions.
- heavy ions with a large mass number e.g., indium
- the dislocation loop layer can advantageously trap the silicon interstitials.
- indium is easily trapped and segregated in the dislocation loop layer
- the extended high-concentration dopant diffused layer and pocket dopant diffused layer can both have their junctions shallowed and sharpened. Accordingly, a miniaturized semiconductor device and a fabrication process thereof can be provided with the inverse channel effects suppressed.
- indium ions are implanted at a low energy and at a high dose to form the pocket dopant diffused layer.
- the profile of the pocket dopant diffused layer can be defined at an optimum level and the dislocation loop layer can be defined not to overlap with a depletion layer in source/drain regions. As a result, the leakage current can be reduced.
- FIG. 1 ( a ) is a cross-sectional view of an MIS transistor according to an embodiment of the present invention.
- FIG. 1 ( b ) is a graph illustrating a relationship between the distance as measured from the surface of the substrate in the depth direction along the line X-X′ shown in FIG. 1 ( a ) and the dopant concentrations.
- FIGS. 2 ( a ) through 2 ( c ) are cross-sectional views illustrating respective process steps of a method for fabricating an MIS transistor according to an embodiment of the present invention.
- FIGS. 3 ( a ) and 3 ( b ) are cross-sectional views illustrating respective process steps of the method for fabricating the MIS transistor according to the embodiment of the present invention.
- FIG. 4 ( a ) is a graph illustrating a relationship between the distance as measured from the surface of the substrate and the dopant concentrations just after indium and arsenic ions have been implanted; and FIG. 4 ( b ) is a graph illustrating a relationship between the distance as measured from the surface of the substrate and the dopant concentrations where annealing is performed after indium and arsenic ions have been implanted.
- FIG. 5 is a cross-sectional view of a known MIS transistor.
- FIGS. 6 ( a ) through 6 ( e ) are cross-sectional views illustrating respective process steps of a method for fabricating the known MIS transistor.
- FIG. 7 is a graph illustrating a relationship between the depth as measured from the surface of the substrate and the dopant concentrations for the known MIS transistor.
- FIG. 1 ( a ) an MIS transistor structure according to an embodiment of the present invention will be described with reference to FIG. 1 ( a ).
- a poly-metal or polysilicon gate electrode 12 is formed over a semiconductor substrate 10 of p-type silicon with a gate insulating film 11 of a silicon dioxide or silicon oxynitride film interposed therebetween.
- a p-type dopant diffused layer 13 to be a channel region is formed under the gate electrode 12 in a surface region of the semiconductor substrate 10 through diffusion of indium, for example.
- high-concentration dopant diffused layer 14 In respective regions on both sides of the p-type dopant diffused layer 13 (i.e., regions to be source/drain regions), high-concentration dopant diffused layer 14 , n-type extended high-concentration dopant diffused layer 15 and pocket dopant diffused layer 16 have been formed.
- the high-concentration dopant diffused layer 14 is formed to have a deep junction by diffusing an n-type dopant (e.g., arsenic) thereto.
- the n-type extended high-concentration dopant diffused layer 15 is formed inside the high-concentration dopant diffused layer 14 by diffusing an n-type dopant (e.g., arsenic) thereto and has a junction shallower than that of the high-concentration dopant diffused layer 14 .
- the pocket dopant diffused layer 16 is formed under the extended high-concentration dopant diffused layer 15 by diffusing a p-type dopant with a large mass (e.g., indium) thereto. As will be described later, the pocket dopant diffused layer 16 has segregated parts, by which the following effects are attainable.
- FIG. 1 ( b ) illustrates a relationship between the distance as measured from the surface of the substrate in the depth direction along the line X-X′ shown in FIG. 1 ( a ) and the dopant concentrations.
- the pocket dopant diffused layer 16 has a segregated part that has been formed through segregation of a p-type dopant with a large mass (e.g., indium). This segregated part is formed as a result of segregation of indium ions in an End-of-Range dislocation loop layer, which has been created inside the pocket dopant diffused layer 16 during the implantation of the indium ions. For that reason, the pocket dopant diffused layer 16 comes to have a sharp dopant concentration profile that does not expand vertically deeper into the substrate. As a result, the junction thereof can be shallower.
- the pocket high-concentration dopant diffused layer 16 is formed through diffusion of ions of a dopant with a large mass such as indium (i.e., heavy ions). Also, the dopant with the large mass shows a small diffusion coefficient in its thermal equilibrium state. In addition, silicon interstitials, which usually cause the transient enhanced diffusion, are trapped in the dislocation loop layer, and the number of silicon interstitials decreases. As a result, the transient enhanced diffusion of the indium ions is much less likely to occur, and therefore, the junction of the pocket dopant diffused layer can be shallower.
- the dopant diffusion itself is suppressed, the lateral dopant diffusion under the channel region is also minimized. Accordingly, the reverse channel characteristic of the transistor is suppressible, too.
- the above-described pocket dopant layer 16 is formed, i.e., ions of a dopant with a large mass such as indium (i.e., heavy ions) are implanted. Accordingly, the surface region of the ion implanted layer is amorphized. For that reason, in a subsequent process step in which arsenic ions are implanted to form the extended high-concentration dopant diffused layer 15 , channeling of the arsenic ions can be suppressed.
- silicon interstitials which are created during the ion implantation and usually cause the transient enhanced diffusion, are trapped in the dislocation loop layer.
- the transient enhanced diffusion of the arsenic ions is suppressible, and therefore, the junction of the extended high-concentration dopant diffused layer 15 can also be shallower.
- the MIS transistor according to this embodiment can include the pocket dopant diffused layer 16 with a shallow junction and the extended high-concentration dopant diffused layer 15 with a shallow junction.
- indium ions are implanted as exemplary dopant ions for the dopant diffused layer 13 to be a channel region.
- boron ions or boron and indium ions may be used instead.
- ions of a dopant with a large mass to be implanted for the pocket dopant diffused layer 16 may be either antimony ions or ions of a Group 3B element with a mass number greater than that of antimony.
- ions of a p-type dopant are implanted into a semiconductor substrate 100 of p-type silicon at an implant energy of 200 keV and at an implant dose of about 1 ⁇ 10 12 /cm 2 , thereby forming a p-type-ion implanted layer.
- a first annealing process i.e., rapid thermal annealing (RTA)
- RTA rapid thermal annealing
- the semiconductor substrate 100 is heated up to an elevated temperature between 950 ⁇ and 1050 ⁇ at a rate of 100 ⁇ per second and then kept at the temperature for a short period of time between about 1 second and about 10 seconds.
- a p-type dopant diffused layer 103 which will be a channel region, is formed in a surface region of the semiconductor substrate 100 .
- a gate electrode 102 (thickness: about 250 nm) of polysilicon film or poly-metal is formed over the semiconductor substrate 100 with a gate insulating film 101 (thickness: about 2.5 nm) interposed therebetween.
- ions of a p-type dopant with a large mass are implanted into the semiconductor substrate 100 at an implant energy of 15 keV and at an implant dose of about 1 ⁇ 10 14 /cm 2 for example, using the gate electrode 102 as a mask.
- the indium ions are implanted to form a pocket dopant diffused layer 16 .
- a first ion implanted layer including an amorphous layer in the upper region of the semiconductor substrate 100 , is formed.
- ions of an n-type dopant e.g., arsenic ions
- an implant energy of 10 keV and at an implant dose of about 5 ⁇ 10 14 /cm 2 for example, using the gate electrode 102 as a mask, thereby forming a second ion implanted layer as a prototype of an extended high-concentration dopant diffused layer 15 .
- a second annealing process i.e., RTA
- the substrate 100 is heated up to an elevated temperature between 950 ⁇ and 1050 ⁇ at a rate between 100 ⁇ per second and 150 ⁇ per second and then kept at the temperature for a short period of time between about 1 second and about 10 seconds.
- an n-type extended high-concentration dopant diffused layer 105 with a shallow junction is formed in respective regions of the semiconductor substrate 100 to be source/drain regions by diffusing the arsenic ions thereto.
- a p-type pocket dopant diffused layer 106 is also formed under the extended high-concentration dopant diffused layer 105 by diffusing the indium ions.
- a silicon nitride film is deposited to a thickness of 50 nm, for example, over the entire surface of the semiconductor substrate 100 and then etched anisotropically, thereby forming a sidewall 107 on the side faces of the gate electrode 102 as shown in FIG. 3 ( a ).
- the sidewall 107 may be formed out of a silicon dioxide film, instead of the silicon nitride film.
- ions of an n-type dopant e.g., arsenic ions
- an implant energy of 30 keV and at an implant dose of about 3 ⁇ 10 15 /cm 2 using the gate electrode 102 and sidewall 107 as a mask, thereby forming an n-type-ion heavily implanted layer.
- a third annealing process i.e., RTA is conducted. Specifically, the substrate 100 is heated up to an elevated temperature between 950 ⁇ and 1050 ⁇ at a rate of 100 ⁇ per second and then kept at the temperature for a short period of time between about 1 second and about 10 seconds.
- an n-type high-concentration dopant diffused layer 104 which will be source/drain regions of the semiconductor substrate 100 and has a junction at a level deeper than that of the pocket dopant diffused layer 106 , is formed as shown in FIG. 3 ( b ).
- FIG. 4 ( a ) illustrates a relationship between the distance as measured from the substrate surface and the dopant concentrations just after indium and arsenic ions (i.e., ions for forming the pocket and extended high-concentration dopant diffused layers 106 and 105 ) have been implanted in the process step shown in FIG. 2 ( c ).
- FIG. 4 ( b ) illustrates a relationship between the distance as measured from the substrate surface and the dopant concentrations where the second annealing process is conducted after the indium and arsenic ions have been implanted.
- the indium ions are implanted at an implant dose of about 1 ⁇ 10 14 /cm 2 . Accordingly, an amorphous/crystalline interface is formed inside the semiconductor substrate 100 as shown in FIG. 4 ( a ). As being affected by the mass of indium, the amorphous/crystalline interface is not formed in the vicinity of a peak of the concentration (i.e., the range Rp) of the indium implanted, but is located at a level deeper than the peak of concentration in the substrate. If the annealing process is conducted after this amorphous/crystalline interface has been formed, then the End-of-Range dislocation loop layer will be formed below the amorphous/crystalline interface (i.e., in the crystalline part).
- the dopant profile of the pocket dopant diffused layer 106 does not expand vertically deeper into the substrate but sharpens, and the pocket dopant diffused layer 106 has a shallower junction.
- the dopant profile of the pocket dopant diffused layer 106 sharpens and can have its junction defined at a shallower level.
- the extended high-concentration dopant diffused layer 105 located closer to the surface of the substrate than the pocket high-concentration dopant layer 106 is, channeling of the arsenic ions is suppressed by the amorphous layer that has been formed by the indium ions implanted.
- an ion implanted layer with a shallower junction depth can be formed.
- the dopant profile of the extended high-concentration dopant diffused layer 105 sharpens and can have its junction defined at a shallower level.
- the indium ions are implanted at an implant dose of about 1 ⁇ 10 14 /cm 2 .
- the ions are implanted at an implant dose of 5 ⁇ 10 13 /cm 2 or more (preferably 1 ⁇ 10 16 /cm 2 or less), then the amorphous layer can be formed inside the semiconductor substrate 100 and the segregated parts of indium can be formed in the pocket dopant diffused layer 106 .
- the indium and arsenic ions are implanted at implant energies of 15 keV and 10 keV for the pocket dopant diffused layer 106 and extended high-concentration dopant diffused layer 105 , respectively. Accordingly, the range (Rp(In)) of the indium ions becomes almost equal to the range (Rp(As)) of the arsenic ions, and therefore, the ranges (Rp(In), Rp(As)) shown in FIG. 4 ( a ) can be obtained.
- the amorphous/crystalline interface can be located at a level deeper than the peak of concentration of the arsenic ions and yet is not located so far away from the extended high-concentration dopant layer 105 .
- the amorphous/crystalline interface is formed by the indium ions implanted at a level deeper than the range (Rp(In)) of the indium ions. Accordingly, in forming the pocket dopant diffused layer 106 , the implant energy of the indium ions should be determined in view of this result.
- the pocket dopant diffused layer 106 is formed under the extended high-concentration dopant diffused layer 105 and the range is adjusted to such a value as locating the peak of the concentration profile just under the extended high-concentration dopant layer 105 .
- the amorphous/crystalline interface is not formed in the vicinity of the range (Rp(In)) of the indium ions but is located at a deeper level.
- the range (Rp(In)) of the indium ions is set relatively shallow.
- the conditions of setting are as described above.
- the segregated part of indium is formed on the crystalline part under the amorphous/crystalline interface.
- a pocket dopant diffused layer 106 with a shallow junction can be formed.
- the ranges of indium and arsenic are set approximately equal to each other (i.e., to Rp shown in FIG. 4 ( a )) as shown in FIG. 4 ( a ).
- the relationship between the range (Rp(In)) of the indium ions implanted and the range (Rp(As)) of the arsenic ions implanted may be given by Rp(In) ⁇ Rp(As) ⁇ 3.5 That is to say, by setting Rp(In) 3.5 times or less as large as Rp(As), it is possible to prevent the segregated part of indium from being formed at a level far away from the profile of the extended high-concentration dopant diffused layer 105 .
- the profile (i.e., the segregated part) of the pocket dopant diffused layer 106 can overlap with that of the extended high-concentration dopant layer 105 as shown in FIG. 4 ( b ).
- the implant energy of the indium ions to be introduced for the pocket dopant diffused layer 106 is adjusted so that the amorphous/crystalline interface will be deeper than the range of the arsenic ions to be introduced for the extended high-concentration dopant diffused layer 105 but shallower than the range of the arsenic ions to be introduced for the high-concentration dopant diffused layer 104 (that will be source/drain regions), then the dislocation loop layer will not be located in the depletion layer of the source or drain region. Thus, the junction leakage of the transistor can be reduced.
- this dislocation loop layer is covered with the depletion layer, which is created in the source or drain region during the operation of the transistor, then a leakage current will flow between the source or drain region and the substrate due to the defects.
- the defect layer is positioned so as not to overlap with the depletion layer. Thus, no junction leakage will occur.
- the implant energy of the indium ions to be introduced for the pocket dopant diffused layer 106 is set within a range from 5 to 30 keV, then the range of the indium ions will be located inside the extended high-concentration dopant diffused layer 105 . Accordingly, the dislocation loop layer and the segregated part of indium can be formed inside the pocket dopant diffused layer 106 .
- the p-type dopant diffused layer 103 to be a channel region is formed by implanting ions of indium with a large mass into the p-type semiconductor substrate 100 .
- the dopant concentration is low in the uppermost part of the channel region that is closest to the surface of the substrate. Accordingly, even if the transistor is downsized, the carrier mobility will not decrease and a sharp dopant concentration can be obtained in part of the channel region that is slightly deeper than the surface of the substrate. As a result, the transistor can be miniaturized without decreasing the driving power thereof.
- the annealing process is conducted immediately after the ions of indium with a large mass have been implanted to form the channel region.
- the damage done on the crystals of the semiconductor substrate 100 as a result of the implantation of the indium ions can be healed.
- the silicon interstitials which remain in excessive numbers in the crystalline layer, are trapped into the dislocation loop layer that is formed near the amorphous/crystalline interface. For that reason, the number of excessive silicon interstitials, which usually promote the transient enhanced diffusion of dopant ions, can be reduced. As a result, the transient enhanced diffusion can be suppressed while the extended high-concentration dopant diffused layer 105 and pocket dopant diffused layer 106 are being formed. And these layers can have shallower junctions.
- the pre-amorphization effects are attainable as described above.
- the silicon interstitials will be automatically trapped into the dislocation loop layer.
- indium also tends to be trapped and strongly segregated in the dislocation loop layer, significant diffusion toward the low concentration part of the pocket dopant diffused layer 106 (i.e., a tail part of the dopant profile) is suppressible.
- the pocket dopant diffused layer 106 can have a shallow and steeper profile.
- the diffusion of indium toward the channel can also be minimized. As a result, the reverse channel effects are avoidable.
- both the extended high-concentration dopant layer 105 and pocket dopant diffused layer 106 can be shallowed and sharpened. Accordingly, it is possible to avoid a situation where only the pocket dopant diffused layer 106 of indium gets shallowed, sharpened and buried in the extended high-concentration dopant diffused layer 105 .
- indium ions are implanted for the dopant diffused layer 103 to be a channel region.
- boron ions or boron and indium ions may be implanted instead.
- the second annealing process i.e., the process step shown in FIG. 2 ( c )
- the third annealing process i.e., the process step shown in FIG. 3 ( b )
- the n-type extended high-concentration, dopant diffused layer 105 , p-type pocket dopant diffused layer 106 and high-concentration dopant diffused layer 104 can be formed at a time.
- the foregoing embodiment is an n-channel MIS transistor.
- a p-channel MIS transistor is also implementable.
- anti-mony ions are preferably implanted as dopant ions for the pocket dopant diffused layer 106 .
Abstract
A gate electrode is formed over a semiconductor region with a gate insulating film interposed therebetween. An extended high-concentration dopant diffused layer of a first conductivity type is formed in part of the semiconductor region beside the gate electrode through diffusion of a first dopant. A pocket dopant diffused layer of a second conductivity type is formed under the extended high-concentration dopant diffused layer through diffusion of heavy ions. The pocket dopant diffused layer includes a segregated part that has been formed through segregation of the heavy ions.
Description
- The present invention relates to a semiconductor device, which has a superfine structure contributing to ultralarge-scale integration of a semiconductor integrated circuit and can operate at a high speed with its power dissipation reduced, and also relates to a method for fabricating the same.
- As ultralarge-scale integration of semiconductor integrated circuits advances, miniaturization of MIS transistors is demanded more and more strongly. For that purpose, an MIS transistor with a shallow junction is now in high demand.
-
FIG. 5 illustrates a cross-sectional structure for a known MIS transistor with a shallow junction. Agate electrode 3 has been formed over a p-type semiconductor substrate 1 with agate insulating film 2 interposed therebetween. In respective surface regions of thesemiconductor substrate 1 that are located on both sides of the gate electrode 3 (i.e., regions to be source/drain regions), high-concentration dopant diffusedlayer 5, extended high-concentration dopant diffusedlayer 6 and pocket dopant diffusedlayer 7 are formed. The high-concentration dopant diffusedlayer 5 is formed to have a deep junction by diffusing an n-type dopant (e.g., arsenic) thereto. The extended high-concentration dopant diffusedlayer 6 is formed inside the high-concentration dopant diffusedlayer 5 by diffusing an n-type dopant (e.g., arsenic) thereto and has a junction shallower than that of the high-concentration dopant diffusedlayer 5. And the pocket dopant diffusedlayer 7 is located under the extended high-concentration dopant diffusedlayer 6 and has been formed by diffusing a p-type dopant (e.g., boron) thereto. Also, asidewall 8 has been formed out of an insulating film on the side faces of thegate electrode 3. - Hereinafter, a method for fabricating the known MIS transistor will be described with reference to FIGS. 6(a) through 6(e).
- First, as shown in
FIG. 6 (a), agate electrode 3 is formed over a p-type semiconductor substrate 1 with agate insulating film 2 interposed therebetween. - Next, arsenic and boron ions are implanted in this order as n- and p-type dopant ions, respectively, using the
gate electrode 3 as a mask, thereby forming n- and p-type-ion implantedlayers FIG. 6 (b). - Then, a silicon nitride film is deposited over the entire surface of the
semiconductor substrate 1 at a temperature of about 7000, and then etched anisotropically, thereby forming asidewall 8 on the side faces of thegate electrode 3 as shown inFIG. 6 (c). - Subsequently, arsenic ions are implanted as n-type dopant ions using the
gate electrode 2 andsidewall 8 as a mask. Then, annealing is conducted at a temperature between about 900□ and about 1000□ for about 10 seconds. In this manner, n-type high-concentration dopant diffusedlayer 5 with a deep junction, n-type extended high-concentration dopant diffusedlayer 6 located inside the high-concentration dopant diffusedlayer 5 and having a junction shallower than that of the high-concentration dopant diffusedlayer 5 and p-type pocket dopant diffusedlayer 7 located under the extended high-concentration dopant diffusedlayer 6 are formed as shown inFIG. 6 (d). - Thereafter, a cobalt film and a titanium nitride film are deposited in this order to thicknesses of about 10 nm and about 20 nm, respectively, over the
semiconductor substrate 1 by a sputtering process. Next, annealing is conducted at a temperature of about 550□ for about 10 seconds. Then, the titanium nitride film and unreacted parts of the cobalt film are selectively etched away using a mixture of sulfuric acid, hydrogen peroxide and water. And then annealing is conducted at a temperature of about 800□ for about 10 seconds. In this manner, acobalt silicide layer 9 is formed to a thickness of about 30 nm on respective surfaces of thegate electrode 3 and high-concentration dopant diffusedlayer 5 in a self-aligned manner as shown inFIG. 6 (e). - In the known MIS transistor fabrication process, the implant energy of arsenic ions for the n-type-ion implanted
layer 6A, which is provided to form the extended high-concentration dopant diffusedlayer 6, is lowered to make the junction of the extended high-concentration dopant diffusedlayer 6 shallower and thereby increase the driving power of the MIS transistor. Also, to reduce the parasitic resistance of the source/drain regions, the implant dose of the arsenic ions is normally increased in this case. - However, if the n-type-ion implanted
layer 6A is formed by implanting the arsenic ions at a high implant dose and with a low implant energy, then transient enhanced diffusion (TED) of arsenic and boron (i.e., dopants for the n-type-ion implantedlayer 6A and pocket dopant diffused layer 7) occurs during the lower-temperature (e.g., about 700□) annealing process to be carried out after that to form thesidewall 8. In that case, the extended high-concentration dopant diffusedlayer 6 and pocket dopant diffusedlayer 7 cannot be formed to have respective shallow junctions as designed. It should be noted that the transient enhanced diffusion is a phenomenon in which an introduced dopant unintentionally diffuses at such a rate as exceeding its diffusion coefficient in thermal equilibrium state. This is because point defects, existing in excessive numbers between lattice sites, and the dopant interact with each other to mutually enhance their diffusion. -
FIG. 7 illustrates profiles of the dopant ions, which have been introduced to form the extended high-concentration dopant diffusedlayer 6 and pocket dopant diffusedlayer 7, in the depth direction (i.e., the direction indicated by the line A-A′ inFIG. 5 ). As can be seen fromFIG. 7 , the profile of arsenic for the extended high-concentration dopant diffusedlayer 6 as plotted in the depth direction shows that its diffusion is rather deep due to the transient enhanced diffusion effects during the anneal. Boron for the pocket dopant diffusedlayer 7 has also been much affected by the transient enhanced diffusion so that its profile has lost sharpness. As also can be seen fromFIG. 7 , according to the known method, it is difficult to form the extended high-concentration dopant diffused layer and pocket dopant diffused layer just as intended, i.e., so that these layers have shallow and sharp dopant profiles and exhibit excellent short channel effects. - In view of the foregoing, an object of the present invention is providing a semiconductor device that can shallow the junction depths of extended high-concentration dopant diffused layer and pocket dopant diffused layer and can minimize increase in junction leakage current and a method for fabricating the device.
- To achieve this object, an inventive semiconductor device includes: a gate electrode formed over a semiconductor region with a gate insulating film interposed therebetween; an extended high-concentration dopant diffused layer of a first conductivity type that has been formed in part of the semiconductor region beside the gate electrode through diffusion of a first dopant; and a pocket dopant diffused layer of a second conductivity type that has been formed under the extended high-concentration dopant diffused layer through diffusion of heavy ions. The pocket dopant diffused layer includes a segregated part that has been formed through segregation of the heavy ions.
- In the inventive semiconductor device, the pocket dopant diffused layer is formed through diffusion of a dopant of a second conductivity type that has a large mass (e.g., indium). A dopant with a large mass shows a small diffusion coefficient in its thermal equilibrium state. In addition, most of point defects, which have been created in excessive numbers due to the damage involved with implantation, are trapped into a dislocation loop layer. That is to say, the number of freely movable, diffusible point defects decreases. As a result, the dopant profile of the pocket dopant diffused layer sharpens. Furthermore, the dislocation loop layer is formed inside the pocket dopant diffused layer and segregated parts are formed in the dislocation loop layer through segregation of the dopant with a large mass.
- Accordingly, in the extended high-concentration dopant diffused layer located closer to the surface of the substrate than the pocket dopant diffused layer is, channeling of the first dopant of the first conductivity type is suppressed by an amorphous layer, which has been formed by the dopant of the second conductivity type that has the large mass. Moreover, diffusion of the first dopant is suppressed by the segregated parts of the pocket dopant diffused layer, and therefore the junction will be shallower. As a result, the driving power of the transistor can be increased and the short channel effects can be minimized, thus greatly contributing to miniaturization of the transistor.
- An inventive method for fabricating a semiconductor device includes: a first step of forming a gate electrode over a semiconductor region with a gate insulating film interposed therebetween; a second step of implanting heavy ions into the semiconductor region using the gate electrode as a mask, thereby forming a first ion implanted layer, at least upper part of which is an amorphous layer; a third step of implanting ions of a first dopant into the semiconductor region, in which the amorphous layer has been formed, using the gate electrode as a mask, thereby forming a second ion implanted layer of a first conductivity type; and a fourth step of conducting a first annealing process to activate the first and second ion implanted layers, thereby forming an extended high-concentration dopant diffused layer of the first conductivity type through diffusion of the first dopant and a pocket dopant diffused layer, which is located under the extended high-concentration dopant diffused layer, through diffusion of the heavy ions, respectively. The pocket dopant diffused layer includes a segregated part that has been formed through segregation of the heavy ions.
- According to the inventive method for fabricating a semiconductor device, after an amorphous layer has been formed in a semiconductor region by implanting heavy ions with a large mass thereto, ions of a first dopant of a first conductivity type are implanted. Thus, channeling of the first dopant is avoidable. Also, a dislocation loop layer is formed near an amorphous/crystalline interface during the annealing process after the ions have been implanted. And silicon interstitials, which usually cause transient enhanced diffusion, are trapped into the dislocation loop layer. Furthermore, a segregated part is formed in the pocket dopant diffused layer through segregation of the heavy ions. As a result, the diffusion of the first dopant of the first conductivity type is suppressed, and the extended high-concentration dopant layer can have a shallower junction.
- According to the semiconductor device and its fabrication process of the present invention, heavy ions with a large mass number (e.g., indium) are used to form the pocket dopant diffused layer. Thus, pre-amorphization effects are attainable by the implantation of the heavy ions. And the dislocation loop layer can advantageously trap the silicon interstitials. In addition, since indium is easily trapped and segregated in the dislocation loop layer, the extended high-concentration dopant diffused layer and pocket dopant diffused layer can both have their junctions shallowed and sharpened. Accordingly, a miniaturized semiconductor device and a fabrication process thereof can be provided with the inverse channel effects suppressed.
- Furthermore, in the inventive method for fabricating a semiconductor device, indium ions are implanted at a low energy and at a high dose to form the pocket dopant diffused layer. In this manner, the profile of the pocket dopant diffused layer can be defined at an optimum level and the dislocation loop layer can be defined not to overlap with a depletion layer in source/drain regions. As a result, the leakage current can be reduced.
-
FIG. 1 (a) is a cross-sectional view of an MIS transistor according to an embodiment of the present invention; and -
FIG. 1 (b) is a graph illustrating a relationship between the distance as measured from the surface of the substrate in the depth direction along the line X-X′ shown inFIG. 1 (a) and the dopant concentrations. - FIGS. 2(a) through 2(c) are cross-sectional views illustrating respective process steps of a method for fabricating an MIS transistor according to an embodiment of the present invention.
- FIGS. 3(a) and 3(b) are cross-sectional views illustrating respective process steps of the method for fabricating the MIS transistor according to the embodiment of the present invention.
-
FIG. 4 (a) is a graph illustrating a relationship between the distance as measured from the surface of the substrate and the dopant concentrations just after indium and arsenic ions have been implanted; andFIG. 4 (b) is a graph illustrating a relationship between the distance as measured from the surface of the substrate and the dopant concentrations where annealing is performed after indium and arsenic ions have been implanted. -
FIG. 5 is a cross-sectional view of a known MIS transistor. - FIGS. 6(a) through 6(e) are cross-sectional views illustrating respective process steps of a method for fabricating the known MIS transistor.
-
FIG. 7 is a graph illustrating a relationship between the depth as measured from the surface of the substrate and the dopant concentrations for the known MIS transistor. - Hereinafter, an MIS transistor structure according to an embodiment of the present invention will be described with reference to
FIG. 1 (a). - As shown in
FIG. 1 (a), a poly-metal orpolysilicon gate electrode 12 is formed over asemiconductor substrate 10 of p-type silicon with agate insulating film 11 of a silicon dioxide or silicon oxynitride film interposed therebetween. A p-type dopant diffusedlayer 13 to be a channel region is formed under thegate electrode 12 in a surface region of thesemiconductor substrate 10 through diffusion of indium, for example. - In respective regions on both sides of the p-type dopant diffused layer 13 (i.e., regions to be source/drain regions), high-concentration dopant diffused
layer 14, n-type extended high-concentration dopant diffusedlayer 15 and pocket dopant diffusedlayer 16 have been formed. The high-concentration dopant diffusedlayer 14 is formed to have a deep junction by diffusing an n-type dopant (e.g., arsenic) thereto. The n-type extended high-concentration dopant diffusedlayer 15 is formed inside the high-concentration dopant diffusedlayer 14 by diffusing an n-type dopant (e.g., arsenic) thereto and has a junction shallower than that of the high-concentration dopant diffusedlayer 14. And the pocket dopant diffusedlayer 16 is formed under the extended high-concentration dopant diffusedlayer 15 by diffusing a p-type dopant with a large mass (e.g., indium) thereto. As will be described later, the pocket dopant diffusedlayer 16 has segregated parts, by which the following effects are attainable. - Pocket dopant diffused layer with shallow junction
FIG. 1 (b) illustrates a relationship between the distance as measured from the surface of the substrate in the depth direction along the line X-X′ shown inFIG. 1 (a) and the dopant concentrations. As can be seen fromFIG. 1 (b), the pocket dopant diffusedlayer 16 has a segregated part that has been formed through segregation of a p-type dopant with a large mass (e.g., indium). This segregated part is formed as a result of segregation of indium ions in an End-of-Range dislocation loop layer, which has been created inside the pocket dopant diffusedlayer 16 during the implantation of the indium ions. For that reason, the pocket dopant diffusedlayer 16 comes to have a sharp dopant concentration profile that does not expand vertically deeper into the substrate. As a result, the junction thereof can be shallower. - The pocket high-concentration dopant diffused
layer 16 is formed through diffusion of ions of a dopant with a large mass such as indium (i.e., heavy ions). Also, the dopant with the large mass shows a small diffusion coefficient in its thermal equilibrium state. In addition, silicon interstitials, which usually cause the transient enhanced diffusion, are trapped in the dislocation loop layer, and the number of silicon interstitials decreases. As a result, the transient enhanced diffusion of the indium ions is much less likely to occur, and therefore, the junction of the pocket dopant diffused layer can be shallower. - Furthermore, since the dopant diffusion itself is suppressed, the lateral dopant diffusion under the channel region is also minimized. Accordingly, the reverse channel characteristic of the transistor is suppressible, too.
- The above-described
pocket dopant layer 16 is formed, i.e., ions of a dopant with a large mass such as indium (i.e., heavy ions) are implanted. Accordingly, the surface region of the ion implanted layer is amorphized. For that reason, in a subsequent process step in which arsenic ions are implanted to form the extended high-concentration dopant diffusedlayer 15, channeling of the arsenic ions can be suppressed. - In addition, silicon interstitials, which are created during the ion implantation and usually cause the transient enhanced diffusion, are trapped in the dislocation loop layer. As a result, the transient enhanced diffusion of the arsenic ions is suppressible, and therefore, the junction of the extended high-concentration dopant diffused
layer 15 can also be shallower. - In this manner, by forming and utilizing the segregated parts in the pocket dopant diffused
layer 16, the MIS transistor according to this embodiment can include the pocket dopant diffusedlayer 16 with a shallow junction and the extended high-concentration dopant diffusedlayer 15 with a shallow junction. - In the foregoing embodiment, indium ions are implanted as exemplary dopant ions for the dopant diffused
layer 13 to be a channel region. Alternatively, either boron ions or boron and indium ions may be used instead. - Also, the foregoing embodiment is an n-channel MIS transistor. Alternatively, a p-channel MIS transistor is also implementable. As for a p-channel MIS transistor, ions of a dopant with a large mass to be implanted for the pocket dopant diffused
layer 16 may be either antimony ions or ions of a Group 3B element with a mass number greater than that of antimony. - Hereinafter, a method for fabricating the MIS transistor according to an embodiment of the present invention will be described with reference to FIGS. 2(a) through 2(c) and FIGS. 3(a) and 3(b).
- First, as shown in
FIG. 2 (a), ions of a p-type dopant (e.g., indium ions) are implanted into asemiconductor substrate 100 of p-type silicon at an implant energy of 200 keV and at an implant dose of about 1×1012/cm2, thereby forming a p-type-ion implanted layer. After this ion implantation process has been carried out, a first annealing process (i.e., rapid thermal annealing (RTA)) is conducted. Specifically, thesemiconductor substrate 100 is heated up to an elevated temperature between 950□ and 1050□ at a rate of 100□ per second and then kept at the temperature for a short period of time between about 1 second and about 10 seconds. In this manner, a p-type dopant diffusedlayer 103, which will be a channel region, is formed in a surface region of thesemiconductor substrate 100. - Next, as shown in
FIG. 2 (b), a gate electrode 102 (thickness: about 250 nm) of polysilicon film or poly-metal is formed over thesemiconductor substrate 100 with a gate insulating film 101 (thickness: about 2.5 nm) interposed therebetween. - Subsequently, ions of a p-type dopant with a large mass (e.g., indium ions) are implanted into the
semiconductor substrate 100 at an implant energy of 15 keV and at an implant dose of about 1×1014/cm2 for example, using thegate electrode 102 as a mask. The indium ions are implanted to form a pocket dopant diffusedlayer 16. However, when the indium ions are implanted, a first ion implanted layer, including an amorphous layer in the upper region of thesemiconductor substrate 100, is formed. Thereafter, ions of an n-type dopant (e.g., arsenic ions) are implanted into thesemiconductor substrate 100 at an implant energy of 10 keV and at an implant dose of about 5×1014/cm2, for example, using thegate electrode 102 as a mask, thereby forming a second ion implanted layer as a prototype of an extended high-concentration dopant diffusedlayer 15. Subsequently, a second annealing process (i.e., RTA) is conducted. Specifically, thesubstrate 100 is heated up to an elevated temperature between 950□ and 1050□ at a rate between 100□ per second and 150□ per second and then kept at the temperature for a short period of time between about 1 second and about 10 seconds. In this manner, as shown inFIG. 2 (c), an n-type extended high-concentration dopant diffusedlayer 105 with a shallow junction is formed in respective regions of thesemiconductor substrate 100 to be source/drain regions by diffusing the arsenic ions thereto. In addition, a p-type pocket dopant diffusedlayer 106 is also formed under the extended high-concentration dopant diffusedlayer 105 by diffusing the indium ions. - Then, a silicon nitride film is deposited to a thickness of 50 nm, for example, over the entire surface of the
semiconductor substrate 100 and then etched anisotropically, thereby forming asidewall 107 on the side faces of thegate electrode 102 as shown inFIG. 3 (a). It should be noted that thesidewall 107 may be formed out of a silicon dioxide film, instead of the silicon nitride film. - Next, ions of an n-type dopant (e.g., arsenic ions) are implanted into the
semiconductor substrate 100 at an implant energy of 30 keV and at an implant dose of about 3×1015/cm2 using thegate electrode 102 andsidewall 107 as a mask, thereby forming an n-type-ion heavily implanted layer. Subsequently, a third annealing process (i.e., RTA) is conducted. Specifically, thesubstrate 100 is heated up to an elevated temperature between 950□ and 1050□ at a rate of 100□ per second and then kept at the temperature for a short period of time between about 1 second and about 10 seconds. In this manner, an n-type high-concentration dopant diffusedlayer 104, which will be source/drain regions of thesemiconductor substrate 100 and has a junction at a level deeper than that of the pocket dopant diffusedlayer 106, is formed as shown inFIG. 3 (b). -
FIG. 4 (a) illustrates a relationship between the distance as measured from the substrate surface and the dopant concentrations just after indium and arsenic ions (i.e., ions for forming the pocket and extended high-concentration dopant diffusedlayers 106 and 105) have been implanted in the process step shown inFIG. 2 (c).FIG. 4 (b) illustrates a relationship between the distance as measured from the substrate surface and the dopant concentrations where the second annealing process is conducted after the indium and arsenic ions have been implanted. - In this embodiment, the indium ions are implanted at an implant dose of about 1×1014/cm2. Accordingly, an amorphous/crystalline interface is formed inside the
semiconductor substrate 100 as shown inFIG. 4 (a). As being affected by the mass of indium, the amorphous/crystalline interface is not formed in the vicinity of a peak of the concentration (i.e., the range Rp) of the indium implanted, but is located at a level deeper than the peak of concentration in the substrate. If the annealing process is conducted after this amorphous/crystalline interface has been formed, then the End-of-Range dislocation loop layer will be formed below the amorphous/crystalline interface (i.e., in the crystalline part). Accordingly, by activating the indium through the second annealing process, a segregated part will be created in the dislocation loop layer through segregation of indium. Thus, the dopant profile of the pocket dopant diffusedlayer 106 does not expand vertically deeper into the substrate but sharpens, and the pocket dopant diffusedlayer 106 has a shallower junction. - As described above, silicon interstitials, which usually cause the transient enhanced diffusion, are also trapped into the dislocation loop layer, thus suppressing the transient enhanced diffusion of the indium ions. Accordingly, the dopant profile of the pocket dopant diffused
layer 106 sharpens and can have its junction defined at a shallower level. - Also, in the extended high-concentration dopant diffused
layer 105 located closer to the surface of the substrate than the pocket high-concentration dopant layer 106 is, channeling of the arsenic ions is suppressed by the amorphous layer that has been formed by the indium ions implanted. Thus, an ion implanted layer with a shallower junction depth can be formed. - Furthermore, silicon interstitials, which usually cause the transient enhanced diffusion, are also trapped into the dislocation loop layer, thus suppressing the transient enhanced diffusion of the arsenic ions, too. Accordingly, the dopant profile of the extended high-concentration dopant diffused
layer 105 sharpens and can have its junction defined at a shallower level. - As can be seen, according to this embodiment, even if the transistor is miniaturized, decrease in drain current can be suppressed and the driving power of the transistor can be increased.
- In the foregoing embodiment, the indium ions are implanted at an implant dose of about 1×1014/cm2. However, if the ions are implanted at an implant dose of 5×1013/cm2 or more (preferably 1×1016/cm2 or less), then the amorphous layer can be formed inside the
semiconductor substrate 100 and the segregated parts of indium can be formed in the pocket dopant diffusedlayer 106. - Also, in this embodiment, the indium and arsenic ions are implanted at implant energies of 15 keV and 10 keV for the pocket dopant diffused
layer 106 and extended high-concentration dopant diffusedlayer 105, respectively. Accordingly, the range (Rp(In)) of the indium ions becomes almost equal to the range (Rp(As)) of the arsenic ions, and therefore, the ranges (Rp(In), Rp(As)) shown inFIG. 4 (a) can be obtained. By adjusting the ranges of the indium and arsenic ions in this manner, the amorphous/crystalline interface can be located at a level deeper than the peak of concentration of the arsenic ions and yet is not located so far away from the extended high-concentration dopant layer 105. As described above, the amorphous/crystalline interface is formed by the indium ions implanted at a level deeper than the range (Rp(In)) of the indium ions. Accordingly, in forming the pocket dopant diffusedlayer 106, the implant energy of the indium ions should be determined in view of this result. - Normally the pocket dopant diffused
layer 106 is formed under the extended high-concentration dopant diffusedlayer 105 and the range is adjusted to such a value as locating the peak of the concentration profile just under the extended high-concentration dopant layer 105. According to this embodiment, however, when the indium ions are implanted, the amorphous/crystalline interface is not formed in the vicinity of the range (Rp(In)) of the indium ions but is located at a deeper level. Thus, the range (Rp(In)) of the indium ions is set relatively shallow. The conditions of setting are as described above. As shown inFIG. 4 (b), the segregated part of indium is formed on the crystalline part under the amorphous/crystalline interface. As a result, a pocket dopant diffusedlayer 106 with a shallow junction can be formed. - In this embodiment, the ranges of indium and arsenic are set approximately equal to each other (i.e., to Rp shown in
FIG. 4 (a)) as shown inFIG. 4 (a). However, the relationship between the range (Rp(In)) of the indium ions implanted and the range (Rp(As)) of the arsenic ions implanted may be given by
Rp(In)□Rp(As)×3.5
That is to say, by setting Rp(In) 3.5 times or less as large as Rp(As), it is possible to prevent the segregated part of indium from being formed at a level far away from the profile of the extended high-concentration dopant diffusedlayer 105. As a result, the profile (i.e., the segregated part) of the pocket dopant diffusedlayer 106 can overlap with that of the extended high-concentration dopant layer 105 as shown inFIG. 4 (b). - Also, if the implant energy of the indium ions to be introduced for the pocket dopant diffused
layer 106 is adjusted so that the amorphous/crystalline interface will be deeper than the range of the arsenic ions to be introduced for the extended high-concentration dopant diffusedlayer 105 but shallower than the range of the arsenic ions to be introduced for the high-concentration dopant diffused layer 104 (that will be source/drain regions), then the dislocation loop layer will not be located in the depletion layer of the source or drain region. Thus, the junction leakage of the transistor can be reduced. If this dislocation loop layer is covered with the depletion layer, which is created in the source or drain region during the operation of the transistor, then a leakage current will flow between the source or drain region and the substrate due to the defects. In this embodiment, however, the defect layer is positioned so as not to overlap with the depletion layer. Thus, no junction leakage will occur. - If the implant energy of the indium ions to be introduced for the pocket dopant diffused
layer 106 is set within a range from 5 to 30 keV, then the range of the indium ions will be located inside the extended high-concentration dopant diffusedlayer 105. Accordingly, the dislocation loop layer and the segregated part of indium can be formed inside the pocket dopant diffusedlayer 106. - Moreover, in this embodiment, the p-type dopant diffused
layer 103 to be a channel region is formed by implanting ions of indium with a large mass into the p-type semiconductor substrate 100. Thus, the dopant concentration is low in the uppermost part of the channel region that is closest to the surface of the substrate. Accordingly, even if the transistor is downsized, the carrier mobility will not decrease and a sharp dopant concentration can be obtained in part of the channel region that is slightly deeper than the surface of the substrate. As a result, the transistor can be miniaturized without decreasing the driving power thereof. - Furthermore, the annealing process (RTA) is conducted immediately after the ions of indium with a large mass have been implanted to form the channel region. Thus, the damage done on the crystals of the
semiconductor substrate 100 as a result of the implantation of the indium ions can be healed. - Also, in this embodiment, after the indium and arsenic ions have been implanted in this order at respectively appropriate implant energies, rapid thermal annealing is conducted as the second annealing process, thereby forming the extended high-concentration dopant diffused
layer 105 and pocket dopant diffusedlayer 106. Accordingly, the silicon interstitials, which remain in excessive numbers in the crystalline layer, are trapped into the dislocation loop layer that is formed near the amorphous/crystalline interface. For that reason, the number of excessive silicon interstitials, which usually promote the transient enhanced diffusion of dopant ions, can be reduced. As a result, the transient enhanced diffusion can be suppressed while the extended high-concentration dopant diffusedlayer 105 and pocket dopant diffusedlayer 106 are being formed. And these layers can have shallower junctions. - In this embodiment, by using indium with a large mass number for the ion implantation process carried out to form the pocket dopant diffused
layer 106, the pre-amorphization effects are attainable as described above. In addition, the silicon interstitials will be automatically trapped into the dislocation loop layer. Furthermore, since indium also tends to be trapped and strongly segregated in the dislocation loop layer, significant diffusion toward the low concentration part of the pocket dopant diffused layer 106 (i.e., a tail part of the dopant profile) is suppressible. Thus, the pocket dopant diffusedlayer 106 can have a shallow and steeper profile. Moreover, once such a sharp profile is obtained by suppressing the excessive diffusion of the pocket dopant diffusedlayer 106, the diffusion of indium toward the channel can also be minimized. As a result, the reverse channel effects are avoidable. - In the method for fabricating a semiconductor device according to this embodiment, both the extended high-
concentration dopant layer 105 and pocket dopant diffusedlayer 106 can be shallowed and sharpened. Accordingly, it is possible to avoid a situation where only the pocket dopant diffusedlayer 106 of indium gets shallowed, sharpened and buried in the extended high-concentration dopant diffusedlayer 105. - In the foregoing embodiment, indium ions are implanted for the dopant diffused
layer 103 to be a channel region. Alternatively, either boron ions or boron and indium ions may be implanted instead. - Also, the second annealing process (i.e., the process step shown in
FIG. 2 (c)) may be omitted. In that case, by conducting the third annealing process (i.e., the process step shown inFIG. 3 (b)), the n-type extended high-concentration, dopant diffusedlayer 105, p-type pocket dopant diffusedlayer 106 and high-concentration dopant diffusedlayer 104 can be formed at a time. - Furthermore, the foregoing embodiment is an n-channel MIS transistor. Alternatively, a p-channel MIS transistor is also implementable. As for a p-channel MIS transistor, anti-mony ions are preferably implanted as dopant ions for the pocket dopant diffused
layer 106.
Claims (5)
1. A semiconductor device comprising:
a gate electrode formed over a semiconductor region with a gate insulating film interposed therebetween;
an extended high-concentration dopant diffused layer of a first conductivity type that has been formed in part of the semiconductor region beside the gate electrode through diffusion of a first dopant; and
a pocket dopant diffused layer of a second conductivity type that has been formed under the extended high-concentration dopant diffused layer through diffusion of heavy ions,
wherein the pocket dopant diffused layer includes a segregated part that has been formed through segregation of the heavy ions.
2. A semiconductor device according to claim 1 , wherein the segregated part of the pocket dopant diffused layer overlaps with a profile of the extended high-concentration dopant diffused layer.
3. A semiconductor device according to claim 1 , further comprising:
a sidewall formed on side faces of the gate electrode; and
a high-concentration dopant diffused layer of the first conductivity type, which has been formed in part of the semiconductor region beside the sidewall to come into contact with an outer periphery of the extended high-concentration dopant diffused layer, has a junction deeper than that of the extended high-concentration dopant diffused layer and has been formed through diffusion of a second dopant.
4. A semiconductor device according to claim 1 , further comprising a dopant diffused layer, which has been formed in part of the semiconductor region under the gate electrode through diffusion of a third dopant and will be a channel region.
5. A semiconductor device according to claim 1 , wherein the heavy ions are indium ions.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/429,154 US20060202287A1 (en) | 1999-09-17 | 2006-05-08 | Semiconductor device and method for fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26412499 | 1999-09-17 | ||
JP11-264124 | 1999-09-17 | ||
US09/662,358 US7091093B1 (en) | 1999-09-17 | 2000-09-15 | Method for fabricating a semiconductor device having a pocket dopant diffused layer |
US11/429,154 US20060202287A1 (en) | 1999-09-17 | 2006-05-08 | Semiconductor device and method for fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/662,358 Division US7091093B1 (en) | 1999-09-17 | 2000-09-15 | Method for fabricating a semiconductor device having a pocket dopant diffused layer |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060202287A1 true US20060202287A1 (en) | 2006-09-14 |
Family
ID=36781709
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/662,358 Expired - Fee Related US7091093B1 (en) | 1999-09-17 | 2000-09-15 | Method for fabricating a semiconductor device having a pocket dopant diffused layer |
US11/429,154 Abandoned US20060202287A1 (en) | 1999-09-17 | 2006-05-08 | Semiconductor device and method for fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/662,358 Expired - Fee Related US7091093B1 (en) | 1999-09-17 | 2000-09-15 | Method for fabricating a semiconductor device having a pocket dopant diffused layer |
Country Status (1)
Country | Link |
---|---|
US (2) | US7091093B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040070016A1 (en) * | 2002-08-26 | 2004-04-15 | Tran Luan C. | Methods of forming semiconductor constructions |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006245338A (en) * | 2005-03-03 | 2006-09-14 | Nec Electronics Corp | Method of manufacturing field effect transistor |
JP5114829B2 (en) * | 2005-05-13 | 2013-01-09 | ソニー株式会社 | Semiconductor device and manufacturing method thereof |
JP4706965B2 (en) * | 2005-08-31 | 2011-06-22 | 株式会社セガ | Image generation program and image generation apparatus |
US8273617B2 (en) | 2009-09-30 | 2012-09-25 | Suvolta, Inc. | Electronic devices and systems, and methods for making and using the same |
US8421162B2 (en) | 2009-09-30 | 2013-04-16 | Suvolta, Inc. | Advanced transistors with punch through suppression |
US8530286B2 (en) | 2010-04-12 | 2013-09-10 | Suvolta, Inc. | Low power semiconductor transistor structure and method of fabrication thereof |
US8569128B2 (en) | 2010-06-21 | 2013-10-29 | Suvolta, Inc. | Semiconductor structure and method of fabrication thereof with mixed metal types |
US8759872B2 (en) | 2010-06-22 | 2014-06-24 | Suvolta, Inc. | Transistor with threshold voltage set notch and method of fabrication thereof |
US8404551B2 (en) | 2010-12-03 | 2013-03-26 | Suvolta, Inc. | Source/drain extension control for advanced transistors |
CN102593000B (en) * | 2011-01-13 | 2015-01-14 | 中国科学院微电子研究所 | Semiconductor device and manufacturing method thereof |
US8461875B1 (en) | 2011-02-18 | 2013-06-11 | Suvolta, Inc. | Digital circuits having improved transistors, and methods therefor |
US8525271B2 (en) | 2011-03-03 | 2013-09-03 | Suvolta, Inc. | Semiconductor structure with improved channel stack and method for fabrication thereof |
US8748270B1 (en) | 2011-03-30 | 2014-06-10 | Suvolta, Inc. | Process for manufacturing an improved analog transistor |
US8999861B1 (en) | 2011-05-11 | 2015-04-07 | Suvolta, Inc. | Semiconductor structure with substitutional boron and method for fabrication thereof |
US8796048B1 (en) | 2011-05-11 | 2014-08-05 | Suvolta, Inc. | Monitoring and measurement of thin film layers |
CN102779753B (en) * | 2011-05-12 | 2015-05-06 | 中芯国际集成电路制造(上海)有限公司 | Manufacture method of semiconductor device |
US8811068B1 (en) | 2011-05-13 | 2014-08-19 | Suvolta, Inc. | Integrated circuit devices and methods |
US8569156B1 (en) | 2011-05-16 | 2013-10-29 | Suvolta, Inc. | Reducing or eliminating pre-amorphization in transistor manufacture |
US8735987B1 (en) | 2011-06-06 | 2014-05-27 | Suvolta, Inc. | CMOS gate stack structures and processes |
US8995204B2 (en) | 2011-06-23 | 2015-03-31 | Suvolta, Inc. | Circuit devices and methods having adjustable transistor body bias |
US8629016B1 (en) | 2011-07-26 | 2014-01-14 | Suvolta, Inc. | Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer |
US8748986B1 (en) | 2011-08-05 | 2014-06-10 | Suvolta, Inc. | Electronic device with controlled threshold voltage |
KR101891373B1 (en) | 2011-08-05 | 2018-08-24 | 엠아이이 후지쯔 세미컨덕터 리미티드 | Semiconductor devices having fin structures and fabrication methods thereof |
US8614128B1 (en) | 2011-08-23 | 2013-12-24 | Suvolta, Inc. | CMOS structures and processes based on selective thinning |
US8645878B1 (en) | 2011-08-23 | 2014-02-04 | Suvolta, Inc. | Porting a circuit design from a first semiconductor process to a second semiconductor process |
US8713511B1 (en) | 2011-09-16 | 2014-04-29 | Suvolta, Inc. | Tools and methods for yield-aware semiconductor manufacturing process target generation |
US9236466B1 (en) | 2011-10-07 | 2016-01-12 | Mie Fujitsu Semiconductor Limited | Analog circuits having improved insulated gate transistors, and methods therefor |
US8895327B1 (en) | 2011-12-09 | 2014-11-25 | Suvolta, Inc. | Tipless transistors, short-tip transistors, and methods and circuits therefor |
US8819603B1 (en) | 2011-12-15 | 2014-08-26 | Suvolta, Inc. | Memory circuits and methods of making and designing the same |
US8883600B1 (en) | 2011-12-22 | 2014-11-11 | Suvolta, Inc. | Transistor having reduced junction leakage and methods of forming thereof |
US8599623B1 (en) | 2011-12-23 | 2013-12-03 | Suvolta, Inc. | Circuits and methods for measuring circuit elements in an integrated circuit device |
US8877619B1 (en) | 2012-01-23 | 2014-11-04 | Suvolta, Inc. | Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom |
US8970289B1 (en) | 2012-01-23 | 2015-03-03 | Suvolta, Inc. | Circuits and devices for generating bi-directional body bias voltages, and methods therefor |
US9093550B1 (en) | 2012-01-31 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same |
US9406567B1 (en) | 2012-02-28 | 2016-08-02 | Mie Fujitsu Semiconductor Limited | Method for fabricating multiple transistor devices on a substrate with varying threshold voltages |
US8863064B1 (en) | 2012-03-23 | 2014-10-14 | Suvolta, Inc. | SRAM cell layout structure and devices therefrom |
US9299698B2 (en) | 2012-06-27 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Semiconductor structure with multiple transistors having various threshold voltages |
US8637955B1 (en) | 2012-08-31 | 2014-01-28 | Suvolta, Inc. | Semiconductor structure with reduced junction leakage and method of fabrication thereof |
US9112057B1 (en) | 2012-09-18 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Semiconductor devices with dopant migration suppression and method of fabrication thereof |
US9041126B2 (en) | 2012-09-21 | 2015-05-26 | Mie Fujitsu Semiconductor Limited | Deeply depleted MOS transistors having a screening layer and methods thereof |
CN104854698A (en) | 2012-10-31 | 2015-08-19 | 三重富士通半导体有限责任公司 | Dram-type device with low variation transistor peripheral circuits, and related methods |
US8816754B1 (en) | 2012-11-02 | 2014-08-26 | Suvolta, Inc. | Body bias circuits and methods |
US9093997B1 (en) | 2012-11-15 | 2015-07-28 | Mie Fujitsu Semiconductor Limited | Slew based process and bias monitors and related methods |
US9070477B1 (en) | 2012-12-12 | 2015-06-30 | Mie Fujitsu Semiconductor Limited | Bit interleaved low voltage static random access memory (SRAM) and related methods |
US9112484B1 (en) | 2012-12-20 | 2015-08-18 | Mie Fujitsu Semiconductor Limited | Integrated circuit process and bias monitors and related methods |
US9268885B1 (en) | 2013-02-28 | 2016-02-23 | Mie Fujitsu Semiconductor Limited | Integrated circuit device methods and models with predicted device metric variations |
US9299801B1 (en) | 2013-03-14 | 2016-03-29 | Mie Fujitsu Semiconductor Limited | Method for fabricating a transistor device with a tuned dopant profile |
US9478571B1 (en) | 2013-05-24 | 2016-10-25 | Mie Fujitsu Semiconductor Limited | Buried channel deeply depleted channel transistor |
US9710006B2 (en) | 2014-07-25 | 2017-07-18 | Mie Fujitsu Semiconductor Limited | Power up body bias circuits and methods |
US9319013B2 (en) | 2014-08-19 | 2016-04-19 | Mie Fujitsu Semiconductor Limited | Operational amplifier input offset correction with transistor threshold voltage adjustment |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5399506A (en) * | 1992-08-13 | 1995-03-21 | Sony Corporation | Semiconductor fabricating process |
US5650340A (en) * | 1994-08-18 | 1997-07-22 | Sun Microsystems, Inc. | Method of making asymmetric low power MOS devices |
US5786620A (en) * | 1992-01-28 | 1998-07-28 | Thunderbird Technologies, Inc. | Fermi-threshold field effect transistors including source/drain pocket implants and methods of fabricating same |
US5923987A (en) * | 1997-06-30 | 1999-07-13 | Sun Microsystems, Inc. | Method for forming MOS devices with retrograde pocket regions and counter dopant regions at the substrate surface |
US5970353A (en) * | 1998-03-30 | 1999-10-19 | Advanced Micro Devices, Inc. | Reduced channel length lightly doped drain transistor using a sub-amorphous large tilt angle implant to provide enhanced lateral diffusion |
US6180443B1 (en) * | 1998-05-04 | 2001-01-30 | Lg Semicon Co., Ltd. | Semiconductor device and method of fabricating the same |
US6271095B1 (en) * | 1999-02-22 | 2001-08-07 | Advanced Micro Devices, Inc. | Locally confined deep pocket process for ULSI mosfets |
US6306712B1 (en) * | 1997-12-05 | 2001-10-23 | Texas Instruments Incorporated | Sidewall process and method of implantation for improved CMOS with benefit of low CGD, improved doping profiles, and insensitivity to chemical processing |
US6319798B1 (en) * | 1999-09-23 | 2001-11-20 | Advanced Micro Devices, Inc. | Method for reducing lateral dopant gradient in source/drain extension of MOSFET |
US6331458B1 (en) * | 1994-10-11 | 2001-12-18 | Advanced Micro Devices, Inc. | Active region implant methodology using indium to enhance short channel performance of a surface channel PMOS device |
US6333217B1 (en) * | 1999-05-14 | 2001-12-25 | Matsushita Electric Industrial Co., Ltd. | Method of forming MOSFET with channel, extension and pocket implants |
US6391731B1 (en) * | 2001-02-15 | 2002-05-21 | Chartered Semiconductor Manufacturing Ltd. | Activating source and drain junctions and extensions using a single laser anneal |
US6432802B1 (en) * | 1999-09-17 | 2002-08-13 | Matsushita Electronics Corporation | Method for fabricating semiconductor device |
US6500739B1 (en) * | 2001-06-14 | 2002-12-31 | Taiwan Semiconductor Manufacturing Company | Formation of an indium retrograde profile via antimony ion implantation to improve NMOS short channel effect |
US6548361B1 (en) * | 2002-05-15 | 2003-04-15 | Advanced Micro Devices, Inc. | SOI MOSFET and method of fabrication |
US6686629B1 (en) * | 1999-08-18 | 2004-02-03 | International Business Machines Corporation | SOI MOSFETS exhibiting reduced floating-body effects |
US6720632B2 (en) * | 2000-06-20 | 2004-04-13 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having diffusion layer formed using dopant of large mass number |
US7141477B2 (en) * | 2002-10-10 | 2006-11-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03272146A (en) | 1990-03-22 | 1991-12-03 | Mitsubishi Electric Corp | Manufacture of semiconductor device |
JPH06267974A (en) * | 1993-03-12 | 1994-09-22 | Oki Electric Ind Co Ltd | Manufacture of semiconductor element |
JP3314683B2 (en) | 1997-09-12 | 2002-08-12 | 松下電器産業株式会社 | Method for manufacturing semiconductor device |
-
2000
- 2000-09-15 US US09/662,358 patent/US7091093B1/en not_active Expired - Fee Related
-
2006
- 2006-05-08 US US11/429,154 patent/US20060202287A1/en not_active Abandoned
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5786620A (en) * | 1992-01-28 | 1998-07-28 | Thunderbird Technologies, Inc. | Fermi-threshold field effect transistors including source/drain pocket implants and methods of fabricating same |
US5399506A (en) * | 1992-08-13 | 1995-03-21 | Sony Corporation | Semiconductor fabricating process |
US5650340A (en) * | 1994-08-18 | 1997-07-22 | Sun Microsystems, Inc. | Method of making asymmetric low power MOS devices |
US6331458B1 (en) * | 1994-10-11 | 2001-12-18 | Advanced Micro Devices, Inc. | Active region implant methodology using indium to enhance short channel performance of a surface channel PMOS device |
US5923987A (en) * | 1997-06-30 | 1999-07-13 | Sun Microsystems, Inc. | Method for forming MOS devices with retrograde pocket regions and counter dopant regions at the substrate surface |
US6306712B1 (en) * | 1997-12-05 | 2001-10-23 | Texas Instruments Incorporated | Sidewall process and method of implantation for improved CMOS with benefit of low CGD, improved doping profiles, and insensitivity to chemical processing |
US5970353A (en) * | 1998-03-30 | 1999-10-19 | Advanced Micro Devices, Inc. | Reduced channel length lightly doped drain transistor using a sub-amorphous large tilt angle implant to provide enhanced lateral diffusion |
US6180443B1 (en) * | 1998-05-04 | 2001-01-30 | Lg Semicon Co., Ltd. | Semiconductor device and method of fabricating the same |
US6271095B1 (en) * | 1999-02-22 | 2001-08-07 | Advanced Micro Devices, Inc. | Locally confined deep pocket process for ULSI mosfets |
US6333217B1 (en) * | 1999-05-14 | 2001-12-25 | Matsushita Electric Industrial Co., Ltd. | Method of forming MOSFET with channel, extension and pocket implants |
US6686629B1 (en) * | 1999-08-18 | 2004-02-03 | International Business Machines Corporation | SOI MOSFETS exhibiting reduced floating-body effects |
US6432802B1 (en) * | 1999-09-17 | 2002-08-13 | Matsushita Electronics Corporation | Method for fabricating semiconductor device |
US6319798B1 (en) * | 1999-09-23 | 2001-11-20 | Advanced Micro Devices, Inc. | Method for reducing lateral dopant gradient in source/drain extension of MOSFET |
US6720632B2 (en) * | 2000-06-20 | 2004-04-13 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having diffusion layer formed using dopant of large mass number |
US6391731B1 (en) * | 2001-02-15 | 2002-05-21 | Chartered Semiconductor Manufacturing Ltd. | Activating source and drain junctions and extensions using a single laser anneal |
US6500739B1 (en) * | 2001-06-14 | 2002-12-31 | Taiwan Semiconductor Manufacturing Company | Formation of an indium retrograde profile via antimony ion implantation to improve NMOS short channel effect |
US6548361B1 (en) * | 2002-05-15 | 2003-04-15 | Advanced Micro Devices, Inc. | SOI MOSFET and method of fabrication |
US7141477B2 (en) * | 2002-10-10 | 2006-11-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040070016A1 (en) * | 2002-08-26 | 2004-04-15 | Tran Luan C. | Methods of forming semiconductor constructions |
US20050280057A1 (en) * | 2002-08-26 | 2005-12-22 | Tran Luan C | Semiconductor constructions |
US20050280033A1 (en) * | 2002-08-26 | 2005-12-22 | Tran Luan C | Semiconductor constructions |
US20060019440A1 (en) * | 2002-08-26 | 2006-01-26 | Tran Luan C | Semiconductor constructions |
US7227227B2 (en) * | 2002-08-26 | 2007-06-05 | Micron Technology, Inc. | Reduced leakage semiconductor device |
US7285468B2 (en) | 2002-08-26 | 2007-10-23 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
Also Published As
Publication number | Publication date |
---|---|
US7091093B1 (en) | 2006-08-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7091093B1 (en) | Method for fabricating a semiconductor device having a pocket dopant diffused layer | |
US4914500A (en) | Method for fabricating semiconductor devices which include sources and drains having metal-containing material regions, and the resulting devices | |
US7812401B2 (en) | MOS device and process having low resistance silicide interface using additional source/drain implant | |
US6852610B2 (en) | Semiconductor device and method for manufacturing the same | |
US20060284249A1 (en) | Impurity co-implantation to improve transistor performance | |
JP2008085253A (en) | Semiconductor device manufacturing method | |
US6432802B1 (en) | Method for fabricating semiconductor device | |
US6399452B1 (en) | Method of fabricating transistors with low thermal budget | |
US8816448B2 (en) | Semiconductor device and manufacturing method thereof | |
US20040140507A1 (en) | Method of building a CMOS structure on thin SOI with source/drain electrodes formed by in situ doped selective amorphous silicon | |
JPH1050988A (en) | Insulated gate type field effect transistor and fabrication thereof | |
US6518625B1 (en) | Semiconductor device | |
US7071069B2 (en) | Shallow amorphizing implant for gettering of deep secondary end of range defects | |
US7429771B2 (en) | Semiconductor device having halo implanting regions | |
US20060154458A1 (en) | Method of forming ultra shallow junctions | |
US20040132260A1 (en) | Process for fabricating a short-gate-length MOS transistor and integrated circuit comprising such a transistor | |
US6720632B2 (en) | Semiconductor device having diffusion layer formed using dopant of large mass number | |
US7151032B2 (en) | Methods of fabricating semiconductor devices | |
WO2004097942A1 (en) | Semiconductor manufacturing method | |
JP4167381B2 (en) | Manufacturing method of semiconductor device | |
JP3371875B2 (en) | Method for manufacturing semiconductor device | |
JP3574613B2 (en) | Method for manufacturing semiconductor device | |
JP3426573B2 (en) | Semiconductor device and manufacturing method thereof | |
JPH11186188A (en) | Fabrication of semiconductor device | |
JPH09306862A (en) | Manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |