US20060228899A1 - Semiconductor memory device and method for manufacturing semiconductor device - Google Patents
Semiconductor memory device and method for manufacturing semiconductor device Download PDFInfo
- Publication number
- US20060228899A1 US20060228899A1 US11/441,237 US44123706A US2006228899A1 US 20060228899 A1 US20060228899 A1 US 20060228899A1 US 44123706 A US44123706 A US 44123706A US 2006228899 A1 US2006228899 A1 US 2006228899A1
- Authority
- US
- United States
- Prior art keywords
- film
- silicon oxide
- oxide film
- silicon nitride
- plasma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
- H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
- H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3145—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers formed by deposition from a gas or vapour
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/954—Making oxide-nitride-oxide device
Abstract
Description
- This application is a division of application Ser. No. 10/643,967 filed Aug. 20, 2003, based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2002-256195, filed on Aug. 30, 2002, the entire contents of which are incorporated herein by reference.
- 1. Field of the Invention
- The present invention relates to a method for manufacturing a semiconductor device having a gate insulation film or a dielectric film including a nitrided film, and a semiconductor memory device capable of holding information by storing electric charges in the nitrided film.
- 2. Description of the Related Art
- Recently, an ON film composed of a silicon nitride film formed on a silicon oxide film, and an ONO film composed of a silicon oxide film, a silicon nitride film, and a silicon oxide film formed in this order are used for a memory cell of a semiconductor memory device.
- A multilayered insulating film such as the ON film, the ONO film, or the like (hereinafter often referred to as simply a multilayered insulating film) is used as a capacity insulation film with high permittivity and low leakage current in a floating gate type nonvolatile semiconductor memory (hereinafter simply referred to as a floating gate type memory) having an island-shaped floating gate, that is a charge-storage portion, with respect to each memory cell. The multilayered insulating film is used as a gate insulation film of the charge-storage portion in a SONOS type or an MNOS type nonvolatile semiconductor memory (hereinafter simply referred to as a SONOS type (an MNOS type) memory) having the silicon nitride film as the charge-storage portion thereof.
- Recently, a tendency toward a demand for miniaturization and high performance of a semiconductor memory has been further increasing, and accordingly, the following serious problems regarding formation of the multilayered insulating film have been raised.
- —Influence of Generation of Hydrogen—
- A lower silicon oxide film which is on a bottom layer of the ONO film and the ON film in the SONOS type memory, the MNOS type memory, or the like functions as a tunnel oxide film, and extremely high reliability is required. Therefore, generally, it is formed by thermal oxidation of a silicon surface under a temperature condition of 1000° C. or above in dry oxidation, and under a temperature condition of 800° C. or above in wet oxidation.
- Subsequently, the silicon nitride film to be the charge-storage portion is formed on the lower silicon oxide film. It is deposited by a thermal CVD method using ammonia and silane as raw material gases. In addition to that high uniformity is required, a temperature condition is set as high as from 700° C. to 900° C. based on the following reasons.
- Here, concerning the SONOS type memory,
FIG. 36 shows a result of a study in a relationship between a deposition temperature of the silicon nitride film and a threshold value (Vt) shift caused by leaving the silicon nitride film under a high temperature condition. This characteristic chart tells that the higher the deposition temperature of the silicon nitride film is, the lower the amount of Vt shift is, so as to generate a better result. It is inferred that this may be caused by the following reasons. - When the silicon nitride film is formed, a large amount of hydrogen is generated from a raw material gas, and passes into the lower silicon oxide film at the same time with deposition of the silicon nitride film. Simultaneously, the large amount of hydrogen is entrapped also in the silicon nitride film. Here, when the ONO film is formed as the multilayered insulating film, an upper silicon oxide film is formed by further thermal oxidation of a surface of the silicon nitride film. However, since heat treatment with a high temperature and long hours is required, the hydrogen entrapped in the silicon nitride film is diffused and passes into the lower silicon oxide film. It is clear that the passing of the hydrogen into the lower silicon oxide film causes deterioration of a film quality of the lower silicon oxide film.
- When the deposition temperature of the silicon nitride film is high, the amount of the hydrogen entrapped in the silicon nitride film decreases. Furthermore, the amount of passing of the hydrogen into the lower silicon oxide film by diffusion is lowered in a later process, which is thought to lower the amount of the Vt shift. Accordingly, the silicon nitride film is required to be formed as high temperature as possible in order to improve the film quality of the lower silicon oxide film by controlling generation of the hydrogen and to obtain the good Vt shift.
- The same thing can be said to the floating gate type memory. Since high temperature is required for forming the multilayered insulating film, the hydrogen reaches the lower silicon oxide film through the floating gate, resulting in deterioration of quality of the lower silicon oxide film as the tunnel oxide film.
- —Influence of Processing at High Temperature—
- As described above, a temperature condition at a high temperature is required when the multilayered insulating film which includes the silicon nitride film functioning as a charge-storage film or a dielectric film is formed, which prevents miniaturization of an element as described below.
- In the memory having the multilayered insulating film, when an element isolation structure is formed by, for example, a LOCOS method or an STI (Shallow Trench Isolation) method, the multilayered insulating film is formed after a well is formed by introducing impurities on a substrate. However, the impurities of the well are thermally diffused by the aforementioned processing at high temperature, resulting in difficulty in miniaturization of the element.
- Especially, in a memory having sources/drains also serving as embedded bit lines, when the sources/drains are formed after the multilayered insulating film is formed in order to prevent thermal diffusion of the impurities caused by the processing at high temperature, a defect occurs in the multilayered insulating film by ion implantations of the impurities, causing such a problem as increase in leakage current or decrease in reliability.
- As described above, even if the multilayered insulating film such as the ON film, the ONO film, or the like is formed by the thermal CVD method or a thermal oxidation method in order to attempt further miniaturization and high performance of the semiconductor memory, the processing at high temperature is required, thereby preventing miniaturization of the element. This makes a current situation that a semiconductor memory of high performance is difficult to be realized.
- The present invention is invented in consideration of the above-mentioned problems. It is an object of the present invention to provide a method for manufacturing a semiconductor device and a semiconductor memory device of high reliability by forming a multilayered insulating film such as an ON film, an ONO film, or the like in low temperature and of high quality.
- Inventors of the present invention made up following aspects of the invention after extremely careful consideration.
- A method for manufacturing a semiconductor device according to the present invention comprises: a step of forming a lower silicon oxide film; a step of forming a silicon film on the lower silicon oxide film; and a step of forming a silicon nitride film on the lower silicon oxide film to completely nitride the silicon film by a plasma nitriding method, wherein a multilayered insulating film including at least the lower silicon oxide film and the silicon nitride film is formed.
- A method for manufacturing a semiconductor device according to the present invention comprises: a step of forming a silicon nitride film to nitride a surface of a silicon region by a plasma nitriding method; a step of oxidizing a surface of a silicon nitride film and an interface of the surface of the silicon region facing with the silicon nitride film simultaneously by a plasma oxidizing method, and of simultaneously forming an upper silicon oxide film on the surface thereof and a lower silicon oxide film on the interface thereof, wherein a multilayered insulating film composed of the lower silicon oxide film, the silicon nitride film and the upper silicon oxide film is formed.
- A method for manufacturing a semiconductor device according to the present invention comprises: a step of forming a lower silicon oxide film; a step of forming a silicon nitride film on the lower silicon oxide film by a CVD method; and a step of oxidizing a surface of the silicon nitride film by a plasma oxidizing method, wherein a multilayered insulating film composed of the lower silicon oxide film, the silicon nitride film and an upper silicon oxide film is formed.
- A semiconductor memory device according to the present invention comprises: a memory cell; including a semiconductor substrate, an insulation film including a silicon nitride film having a charge-capture function, formed on the semiconductor substrate, a gate electrode formed on the semiconductor substrate via the insulation film, and a pair of impurity diffused layers formed on the semiconductor substrate, wherein the silicon nitride film is a uniform and dense nitrided film formed by only plasma nitriding through microwave excitation or a series of processing including the plasma nitriding.
- A semiconductor memory device according to the present invention comprises: a semiconductor substrate; a gate insulation film formed on the semiconductor substrate; an island-shaped floating gate having a charge-capture function, formed on the semiconductor substrate via the insulation film; a dielectric film formed on the floating gate; a control gate formed on the floating gate via the dielectric film; and a pair of impurity diffused layers formed on the semiconductor substrate, wherein the dielectric film includes a uniform and dense silicon nitride film formed by only plasma nitriding through microwave excitation or a series of processing including the plasma nitriding.
-
FIG. 1A toFIG. 1C are diagrammatic cross sectional views for explaining a first aspect of the present invention; -
FIG. 2A andFIG. 2B are diagrammatic cross sectional views for explaining a second aspect of the present invention; -
FIG. 3A andFIG. 3B are diagrammatic cross sectional views for explaining a third aspect of the present invention; -
FIG. 4A andFIG. 4B are schematic cross sectional views showing a method for manufacturing a semiconductor memory device including embedded bit line type SONOS transistors in a first embodiment in the order of processes; -
FIG. 5A andFIG. 5B are schematic cross sectional views, subsequent toFIG. 4A andFIG. 4B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 6A andFIG. 6B are schematic cross sectional views, subsequent toFIG. 5A andFIG. 5B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 7A andFIG. 7B are schematic cross sectional views, subsequent toFIG. 6A andFIG. 6B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 8A andFIG. 8B are schematic cross sectional views, subsequent toFIG. 7A andFIG. 7B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 9A andFIG. 9B are schematic cross sectional views, subsequent toFIG. 8A andFIG. 8B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 10A andFIG. 10B are schematic cross sectional views, subsequent toFIG. 9A andFIG. 9B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 11A andFIG. 11B are schematic cross sectional views, subsequent toFIG. 10A andFIG. 10B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 12A andFIG. 12B are schematic cross sectional views, subsequent toFIG. 11A andFIG. 11B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 13A andFIG. 13B are schematic cross sectional views, subsequent toFIG. 12A andFIG. 12B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the first embodiment in the order of processes; -
FIG. 14 is a diagrammatic view showing a schematic configuration of a plasma processor provided with a radial line slot antenna used for every embodiment; -
FIG. 15A andFIG. 15B are schematic cross sectional views showing a method for manufacturing a semiconductor memory device including floating gate type transistors in a second embodiment in the order of processes; -
FIG. 16A andFIG. 16B are schematic cross sectional views, subsequent toFIG. 15A andFIG. 15B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 17A andFIG. 17B are schematic cross sectional views, subsequent toFIG. 16A andFIG. 16B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 18A andFIG. 18B are schematic cross sectional views, subsequent toFIG. 17A andFIG. 17B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 19A andFIG. 19B are schematic cross sectional views, subsequent toFIG. 18A andFIG. 18B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 20 is a schematic cross sectional views, subsequent toFIG. 19A andFIG. 19B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 21A andFIG. 21B are schematic cross sectional views, subsequent toFIG. 20 , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 22A andFIG. 22B are schematic cross sectional views, subsequent toFIG. 21A andFIG. 21B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 23A andFIG. 23B are schematic cross sectional views, subsequent toFIG. 22A andFIG. 22B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 24A andFIG. 24B are schematic cross sectional views, subsequent toFIG. 23A andFIG. 23B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 25A andFIG. 25B are schematic cross sectional views, subsequent toFIG. 24A andFIG. 24B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 26A andFIG. 26B are schematic cross sectional views, subsequent toFIG. 25A andFIG. 25B , showing the method for manufacturing the semiconductor memory device including the floating gate type transistors in the second embodiment in the order of processes; -
FIG. 27A andFIG. 27B are schematic cross sectional views showing a method for manufacturing a semiconductor memory device including embedded bit line type SONOS transistors in a third embodiment in the order of processes; -
FIG. 28A andFIG. 28B are schematic cross sectional views, subsequent toFIG. 27A andFIG. 27B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; -
FIG. 29A andFIG. 29B are schematic cross sectional views, subsequent toFIG. 28A andFIG. 28B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; -
FIG. 30A andFIG. 30B are schematic cross sectional views, subsequent toFIG. 29A andFIG. 29B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; -
FIG. 31A andFIG. 31B are schematic cross sectional views, subsequent toFIG. 30A andFIG. 30B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; -
FIG. 32A andFIG. 32B are schematic cross sectional views, subsequent toFIG. 31A andFIG. 31B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; -
FIG. 33A andFIG. 33B are schematic cross sectional views, subsequent toFIG. 32A andFIG. 32B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; -
FIG. 34A andFIG. 34B are schematic cross sectional views, subsequent toFIG. 33A andFIG. 33B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; -
FIG. 35A andFIG. 35B are schematic cross sectional views, subsequent toFIG. 34A andFIG. 34B , showing the method for manufacturing the semiconductor memory device including the embedded bit line type SONOS transistors in the third embodiment in the order of processes; and -
FIG. 36 is a characteristic chart showing a result of a study in a relationship between a deposition temperature of a silicon nitride film and a threshold value (Vt) shift caused by leaving the silicon nitride film in a high temperature. - First, a basic structure of the present invention is explained.
- According to the present invention, about processing in which heating is required for over approximately a few minutes in a low temperature condition through overall manufacturing processing, and specifically, except processing in which rapid temperature increase and rapid temperature decrease are conducted within one minute such as RTA or the like, a semiconductor memory device is manufactured under a low temperature condition of 600° C. or below. Considering the above-mentioned processing, when a silicon nitride film is formed, instead of a CVD method requiring for high temperature, nitriding processing (a plasma nitriding method), for which a nitride radical formed by excited plasma is used, is adopted. Furthermore, not only the silicon nitride film but also a silicon oxide film of a multilayered insulating film is similarly formed by a plasma oxidizing method.
- The plasma nitriding method is a method for conducting nitriding processing in which plasma is excited by microwave in an atmosphere containing a source gas containing a nitride atom in addition to one kind or plural kinds of inert gases among He, Ne, Ar, Kr, Xe, and Rn, for example, one kind selected from NH3 gas, a mixed gas of N2 and H2, and N2 gas in addition to the inert gas, or a mixed gas of the NH3 gas and the N2 gas, or the NH3 gas, the mixed gas of N2 and H2 so as to generate a nitride radical (N* radical or NH* radical). According to the method, a plasma nitride film of dense and high quality can be obtained in as low temperature as between approximately 200° C. and 600° C. It should be noted that Ar and Kr are suitable for the inert gas in which the source gas is contained; the plasma nitride film of best quality can be obtained when Kr is used. Furthermore, an oxidizing rate is high when a gas containing hydrogen is used.
- The plasma oxidizing method is a method for conducting oxidizing processing in which plasma is excited by microwave in an atmosphere containing a source gas containing an oxygen atom in addition to one kind or plural kinds of inert gases among He, Ne, Ar, Kr, Xe, and Rn, for example, one kind selected from O2, a mixed gas of O2 and H2, and H2O gas in addition to the inert gas, or a mixed gas of O2 and the H2O gas, or a mixed gas of O2, H2, and the H2O gas so as to generate an oxide radical (O* radical or OH* radical). According to the method, a plasma oxide film of dense and high quality can be obtained in as low temperature as between approximately 200° C. and 600° C. It should be noted that Ar and Kr are suitable for the inert gas in which the source gas is contained; the plasma oxide film of best quality can be obtained when Kr is used. Furthermore, an oxidizing rate is high when a gas containing hydrogen is used.
- However, the following problems arise when the plasma nitriding method and the plasma oxidizing method are adopted.
- Generally, when manufacturing a semiconductor memory, after a multilayered insulating film such as an ON film, an ONO film, or the like is formed on an entire surface including a memory cell region, the multilayered insulating film in a peripheral circuit region is removed and a gate insulation film is formed in the peripheral circuit region by thermal oxidization. In this case, the memory cell region is covered with the multilayered insulating film. An oxidizing rate of the silicon nitride film is extremely as slow as 1/30 or below compared with that of a surface of a substrate. Furthermore, the silicon nitride film does not put through O2, and therefore, an upper silicon oxide film of the multilayered insulating film is only slightly increased. The same thing can be said when an oxynitride film is formed as the gate insulation film. The multilayered insulating film in a memory cell is not affected very much because the silicon nitride film does not put through N2O or NO.
- However, when the gate insulation film in the peripheral circuit region is formed, and when the aforementioned plasma oxidizing method or plasma nitriding method is used, because of extremely strong oxidizing power of the O* radical or the OH* radical, or extremely strong nitriding power of the N* radical or the NH* radical, the silicon nitride film of the multilayered insulating film in the memory cell is oxidized when the silicon oxide film is formed as the gate insulation film, and the silicon oxide film of the multilayered insulating film is further nitrided when a silicon oxynitride film is formed as the gate insulation film. For example, a growth rate of the silicon oxide film made by oxidization of the silicon nitride film of the multilayered insulating film is a same as approximately 0.8 times as the growth rate of the silicon oxide film formed by oxidization of a silicon substrate. Therefore, the silicon nitride film is replaced by the silicon oxide film (or the silicon oxide film by the silicon nitride film).
- Inventors of the present invention made up following aspects in consideration to that a peripheral circuit, and especially the gate insulation film therein could be successfully formed by the plasma nitriding method without generating hydrogen and without causing a problem in relation to the multilayered insulating film when the multilayered insulating film of dense and high quality is formed in low temperature, using the plasma nitriding method or the plasma oxidizing method.
- First, a first aspect will be explained.
FIG. 1A toFIG. 1C are diagrammatic views for explaining the first aspect. Here, an explanation is given with an example that an ONO film is formed in a memory cell region, and that a gate insulation film is formed in a peripheral circuit region. - In this embodiment, firstly, as shown in
FIG. 1A , after a lowersilicon oxide film 102 is formed on asilicon region 101 which is a memory cell region of a silicon semiconductor substrate, or is a polycrystalline silicon film or an amorphous silicon (a-Si) film (for example, an island-shaped floating gate) formed in the memory cell region, asilicon film 103 is formed on the lowersilicon oxide film 102 by, for example, a thermal CVD method. The polycrystalline silicon film or the a-Si film may be acceptable as thesilicon film 103. The a-Si film can grow under a temperature of 575° C. or below, for example, as low as 530° C. Silane containing a hydrogen atom is generally used as a raw material gas. However, little hydrogen is generated because the silane does not contain ammonia. However, thesilicon film 103 is required to be formed having a film thickness of 5 nm or more in order to prevent from generating “a gap” caused by deposition unevenness. - Subsequently, as shown in
FIG. 1B , thesilicon film 103 is completely nitrided by the aforementioned plasma nitriding method to be replaced by asilicon nitride film 104. A preferable processing is possible under a temperature condition of as low as 530° C. or below, for example, 400° C. The low temperature treatment prevents hydrogen in the silicon nitride film from desorbing and diffusing to the lower silicon oxide film. Furthermore, by generating only the N* radical as a radical, plasma processing can be conducted without using hydrogen as a raw material gas. - Subsequently, as shown in
FIG. 1C , a surface layer of thesilicon nitride film 104 is completely oxidized by the aforementioned plasma oxidizing method to be replaced by an uppersilicon oxide film 105. AnONO film 111 as a multilayered insulating film composed of the lowersilicon oxide film 102, thesilicon nitride film 104, and the uppersilicon oxide film 105 is formed. A preferable processing is possible under a temperature condition of as low as 530° C. or below, for example, 400° C. when the uppersilicon oxide film 105 is formed. Furthermore, by generating only the O* radical as a radical, plasma processing can be conducted without using hydrogen as a raw material gas. - At this time, by the aforementioned plasma oxidizing method, a
gate insulation film 112 may be preferably formed in a peripheral circuit region of a semiconductor substrate simultaneously with the uppersilicon oxide film 105. This makes heat history lower and shorter period of time, thereby miniaturizing elements. In this case, unlike the case when the gate insulation film in the peripheral circuit region is formed after the ONO film is formed, thegate insulation film 112 is simultaneously formed by plasma oxidization for forming the uppersilicon oxide film 105 while theONO film 111 is formed (in a state that the lowersilicon oxide film 102 and thesilicon nitride film 104 are formed). Therefore, strong oxidizing power due to plasma oxidization does not have to be concerned. - Here, an effect of the strong oxidizing power on the upper
silicon oxide film 105 due to the plasma oxidization does not have to be concerned, because simultaneous oxidization of the above-mentioned films does not perform excessively, although a film thickness of the films needs to be controlled. Oxidization by reaching of the radical to the lowersilicon oxide film 102 which is a base does not need to be concerned because an appropriate film thickness is selected. When the uppersilicon oxide film 105 is formed, a total film thickness of the lowersilicon oxide film 102 and thesilicon nitride film 104 is preferably approximately 15 nm or more. - Next, a second aspect will be explained.
FIG. 2A andFIG. 2B are diagrammatic views for explaining the second aspect. Here, an explanation is also given with an example that an ONO film is formed in a memory cell region, and that a gate insulation film is formed in a peripheral circuit region. - In this embodiment, firstly, as shown in
FIG. 2A , a surface layer of asilicon region 201 which is a memory cell region of a silicon semiconductor substrate, or is a polycrystalline silicon film or an a-Si film (for example, an island-shaped floating gate) formed in the memory cell region, is completely nitrided to form asilicon nitride film 202 by the aforementioned plasma nitriding method. A preferable processing is possible under a temperature condition of as low as 530° C. or below, for example, 400° C. The low temperature treatment prevents hydrogen in the silicon nitride film from desorbing and diffusing to the lower silicon oxide film. Furthermore, by generating only the N* radical as a radical, plasma processing can be conducted without using hydrogen as a raw material gas. - Subsequently, as shown in
FIG. 2B , a surface layer of thesilicon nitride film 202 is oxidized by the aforementioned plasma oxidizing method. Thesilicon nitride film 202 is formed to have a film thickness of 15 nm or below by the aforementioned plasma nitriding so as to oxidize not only the surface layer of thesilicon nitride film 202 but also an interface of thesilicon region 201 facing with thesilicon nitride film 202. Therefore, anONO film 211 as a multilayered insulating film composed of the lowersilicon oxide film 203, thesilicon nitride film 202, and the uppersilicon oxide film 204 is formed. A preferable processing is possible under a temperature condition of as low as 530° C. or below, for example, 400° C. when the lowersilicon oxide film 203 and the uppersilicon oxide film 204 are formed. Furthermore, by generating only the O* radical as a radical, plasma processing can be conducted without using hydrogen as a raw material gas. - At this time, as is the case with the first embodiment, by the aforementioned plasma oxidizing method, a
gate insulation film 212 may be formed in a peripheral circuit region of a semiconductor substrate simultaneously with the lowersilicon oxide film 203 and the uppersilicon oxide film 204. This makes heat history lower and shorter period of time, thereby miniaturizing elements. In this case, unlike the case when the gate insulation film in the peripheral circuit region is formed after the ONO film is formed, thegate insulation film 212 is simultaneously formed by plasma oxidization for forming the lowersilicon oxide film 203 and the uppersilicon oxide film 204 while theONO film 211 is formed (in a state that thesilicon nitride film 202 is formed). Therefore, strong oxidizing power due to the plasma oxidization can be utilized. - In this embodiment, when the ONO film is formed, a nitrided film and an oxide film are directly formed from silicon without using a CVD method at all. Therefore, an ONO film of low leakage current and extreme high quality can be formed.
- Next, a third aspect will be explained.
FIG. 3A andFIG. 3B are diagrammatic views for explaining the third aspect. Here, an explanation is also given with an example that an ONO film is formed in a memory cell region, and that a gate insulation film is formed in a peripheral circuit region. - In this embodiment, firstly, as shown in
FIG. 3A , after a lowersilicon oxide film 302 is formed on asilicon region 301 which is a memory cell region of a silicon semiconductor substrate, or is a polycrystalline silicon film or an a-Si film (for example, an island-shaped floating gate) formed in the memory cell region, asilicon nitride film 303 is formed on the lowersilicon oxide film 302 by, for example, a thermal CVD method or a plasma CVD method. The silicon nitride film formed by the CVD method contains many lattice defects, and therefore, it is suitable when used as a charge-storage film. - Subsequently, as shown in
FIG. 3B , a surface layer of thesilicon nitride film 303 is oxidized by the aforementioned plasma oxidizing method to be replaced by an uppersilicon oxide film 304. AnONO film 311 as a multilayered insulating film composed of the lowersilicon oxide film 302, thesilicon nitride film 303, and the uppersilicon oxide film 304 is formed. A preferable processing is possible under a temperature condition of as low as 530° C. or below, for example, 400° C. when the uppersilicon oxide film 304 is formed. Furthermore, by generating only the O* radical as a radical, plasma processing can be conducted without using hydrogen as a raw material gas. - At this time, by the aforementioned plasma oxidizing method, a
gate insulation film 312 may be formed in a peripheral circuit region of a semiconductor substrate simultaneously with the uppersilicon oxide film 304. This makes heat history lower and shorter period of time, thereby miniaturizing elements. In this case, unlike the case when the gate insulation film in the peripheral circuit region is formed after the ONO film is formed, thegate insulation film 312 is simultaneously formed by plasma oxidization for forming the uppersilicon oxide film 304 while theONO film 311 is formed (in a state that the lowersilicon oxide film 302 and thesilicon nitride film 303 are formed). Therefore, strong oxidizing power due to the plasma oxidization can be utilized. - Specific embodiments are explained below based on the aforementioned basic structure of the present invention.
- In this embodiment, a semiconductor memory device having an embedded bit line type SONOS structure will be disclosed. A structure of the semiconductor memory device is explained with a method for manufacturing thereof as a matter of convenience.
- This semiconductor memory device is so structured that SONOS transistors in a memory cell region are of a planer type and that CMOS transistors are formed in a peripheral circuit region.
-
FIG. 4A toFIG. 13B are schematic cross sectional views showing a method for manufacturing the semiconductor memory device including embedded bit line type SONOS transistors in this embodiment in the order of processes. Here, each A of the drawings shows a memory cell region (a core region), and each B thereof shows a peripheral circuit region. The left side of the A thereof corresponds to a cross section (an X section) taken along the parallel line to a gate electrode (a word line), and the right side corresponds to a cross section (a Y section) taken along the perpendicular line to the gate electrode. - First, as shown in
FIG. 4A andFIG. 4B , element isolation structures are formed in a peripheral circuit region 12 to demarcate element active regions. - Here, by a so-called STI (Shallow Trench Isolation) method, trenches are formed in element isolation regions in the peripheral circuit region 12 of a p-type
silicon semiconductor substrate 1. Furthermore, STIelement isolation structures 2 are formed by filling the trenches with insulators so as to demarcate the element active regions. - Incidentally, since a planar-type memory is disclosed in this embodiment, element isolation structures are not formed in the core region.
- Subsequently,
wells - Specifically, in an n-type region, n-type impurities such as phosphorus (P), arsenic (As), or the like are ion-implanted into only an n-type region of the peripheral circuit region 12, and the impurities are thermally diffused by annealing treatment to form the n-well 3 in the n-type region. On the other hand, in a p-type region, the n-type impurities such as phosphorus (P), arsenic (As), or the like are deeply ion-implanted into only a p-type region of the peripheral circuit region 12, and a p-type impurity such as boron (B) is less shallowly ion-implanted than the n-type impurities. Then, the impurities are thermally diffused by annealing treatment to form the deep n-well 4 and the p-well 5 in the n-well 4 so as to form a triple-well structure in the p-type region.
- Subsequently, bit-
line diffusion layers 6 are formed in a core region 11 of thesemiconductor substrate 1. - Specifically, resist masks (not shown) in a bit-line shape are formed by lithography, and using them as masks, an n-type impurity, arsenic (As) in this example, is ion-implanted. Here, it is ion-implanted with a dose amount of 2.0×1014 (/cm2) or more in order to lower bit-line resistance. Through these processes, the bit-
line diffusion layers 6 also serving as sources/drains are formed. - Subsequently, after the resist masks are removed by ashing treatment or the like, a resist mask (not shown) covering only the p-type region of the peripheral circuit region 12 is formed. Furthermore, using this as a mask, ion-implantation of boron (B) for threshold value adjustment is conducted (shown as a reference numeral 41). Incidentally, this ion-implantation is not limited to the p-type region, and is applicable to the n-type region.
- Subsequently, after the resist mask is removed by ashing treatment or the like, and after silicon surfaces of the respective element active regions in the core region 11 and the peripheral circuit region 12 are exposed by HF treatment, an ONO film as a multilayered insulating film is formed.
- Here, a plasma oxidizing method and a plasma nitriding method through microwave excitation are used for forming the ONO film.
- Specifically, a plasma processor, as shown in
FIG. 14 , provided with a radial line slot antenna, is used for plasma oxidizing and plasma nitriding. This plasma processor 1000 includes a gate valve 1002 communicating with a cluster tool 1001, a process chamber 1005 capable of accommodating a susceptor on which an object to be processed (thesemiconductor substrate 1 in this embodiment) is to be mounted and which is provided with a cooling jacket 1003 for cooling the object to be processed at the time of plasma processing, a high-vacuum pump 1006 connected to the process chamber 1005, a microwave supply source 1010, an antenna member 1020, a bias high-frequency power source 1007 and a matching box 1008 constituting an ion plating apparatus together with this antenna member 1020, gas supply systems 1030, 1040 having gas supply rings 1031, 1041, and a temperature control section 1050 for controlling the temperature of the object to be processed. - The microwave supply source 1010 is made from, for example, magnetron and is generally capable of generating a microwave (for example, 5 kW) of 2.45 GHz. The transmission mode of the microwave is thereafter converted to a TM, TE, TEM mode or the like by a mode converter 1012.
- The antenna member 1020 has a temperature-adjusting plate 1022, an accommodating member 1023, and a dielectric plate. The temperature-adjusting plate 1022 is connected to a temperature control unit 1021, and the accommodating member 1023 accommodates a wavelength shortening material 1024 and a slot electrode (not shown) being in contact with the wavelength shortening material 1024. This slot electrode is called a radial line slot antenna (RLSA) or an ultra-high efficiency flat antenna. In this embodiment, however, a different type of antenna, for example, a single-layer waveguide flat antenna, a dielectric substrate parallel plane slot array, or the like may be applied.
- In forming the ONO film of this embodiment using the plasma processor as structured above, as shown in
FIG. 5A andFIG. 5B , lowersilicon oxide films 21 are firstly formed on silicon surfaces of the element active regions by a plasma oxidizing method. - Specifically, using a source gas containing Ar and O2 but not hydrogen, oxidizing processing is conducted by generating an oxygen radical (O*) by irradiating the source gas with a microwave of 3.5 kW under a temperature condition of 450° C. so as to form the lower
silicon oxide films 21. It should be noted that the lower silicon oxide films might be formed by a thermal oxidation method or a CVD oxide method instead of the plasma oxidizing. - Subsequently, as shown in
FIG. 6A andFIG. 6B , amorphous silicon (a-Si)films 31 are deposited to have a film thickness of approximately 9 nm on the lowersilicon oxide films 21 by a thermal CVD method under a temperature condition of 530° C., using SiH4 as a raw material gas. Here, polycrystalline silicon films may be formed instead of the a-Si films. - Next, as shown in
FIG. 7A andFIG. 7B , thea-Si films 31 are completely nitrided by a plasma nitriding method to formsilicon nitride films 22 on the lowersilicon oxide films 21. - Specifically, using a source gas containing N2 and Ar but not hydrogen, nitriding processing is conducted by generating a nitrogen radical (N*) by irradiating the source gas with a microwave of 3.5 kW under a temperature condition of 450° C. The
a-Si films 31 having a film thickness of approximately 9 nm are completely nitrided to be replaced by thesilicon nitride films 22 having a film thickness of approximately 18 nm. - Subsequently, surface layers of the
silicon nitride films 22 are oxidized by a plasma oxidizing method to form upper silicon oxide films. In this embodiment, by the plasma oxidization, gate insulation films are respectively formed in the peripheral circuit region 12 with the upper silicon oxide film in the core region 11. - Specifically, as shown in
FIG. 8A andFIG. 8B , only the core region 11 is covered with a resist mask (not shown), and using it as a mask, thesilicon nitride film 22 formed in the peripheral circuit region 12 is removed by dry etching. Subsequently, the lowersilicon oxide film 21 formed in the peripheral circuit region 12 is removed by HF treatment so as to expose the surface of thesemiconductor substrate 1 in the peripheral circuit region 12. - Subsequently, after the resist mask is removed by ashing treatment or the like, as shown in
FIG. 9A andFIG. 9B , using a source gas containing Ar and O2 but not hydrogen, oxidizing processing is conducted by generating an oxygen radical (O*) by irradiating the source gas with a microwave of 3.5 kW under a temperature condition of 450° C. Asilicon oxide film 30 is formed by oxidizing a surface layer of thesilicon nitride film 22 in the core region 11. Simultaneously, asilicon oxide film 32 having a film thickness of approximately 8 nm is formed in the peripheral circuit region 12. - Subsequently, as shown in
FIG. 10A andFIG. 10B , a part for forming a thin gate insulation film in the peripheral circuit region 12, that is, a resist mask (not shown) for exposing only the n-type region, is formed. HF treatment is conducted using it as a mask, thereby removing thesilicon oxide film 32 in the n-type region. - Subsequently, after the resist mask is removed by ashing treatment or the like, as shown in
FIG. 11A andFIG. 11B , oxidizing processing is conducted by the aforementioned plasma oxidizing method so as to form a silicon oxide film having a film thickness of approximately 7 nm on a surface of the exposedsemiconductor substrate 1. At this time, in the core region 11, the surface layer of thesilicon nitride film 22 is further oxidized and replaced by a silicon oxide film, and as a result, an uppersilicon oxide film 23 having a film thickness of approximately 10 nm is formed. Simultaneously, in the peripheral circuit region 12, a thingate insulation film 24 having a film thickness of approximately 7 nm is formed in the n-type region. Furthermore, agate insulation film 25 having a film thickness of approximately 13 nm is formed in the p-type region by plasma oxidization having a film thickness of approximately 7 nm after plasma oxidization having a film thickness of aforementioned 8 nm (the silicon oxide film 32). - In the core region 11, an
ONO film 7 is thus composed of the lowersilicon oxide film 21 having a film thickness of approximately 8 nm formed by plasma oxidization, thesilicon nitride film 22 having a film thickness of approximately 8 nm formed by plasma nitriding as a charge-storage film whose surface layer is reduced by plasma oxidization twice, and the uppersilicon oxide film 23 formed by plasma oxidization. On the other hand, in the peripheral circuit region 12, a thingate insulation film 24 having a film thickness of approximately 8 nm in the n-type region and agate insulation film 25 having a film thickness of approximately 13 nm in the p-type region are respectively formed. - Subsequently, as shown in
FIG. 12A andFIG. 12B ,polycrystalline silicon films 33 are formed on entire surfaces of the core region 11 and the peripheral circuit region 12 by a CVD method. - Subsequently, as shown in
FIG. 13A andFIG. 13B , thepolycrystalline silicon films 33 are patterned by lithography followed by dry etching to formgate electrodes 8 in the core region 11, and the n-type region and the p-type region of the peripheral circuit region 12, respectively. At this time, thesegate electrodes 8 in the core region 11 are formed to cross the bitline diffusion layers 6 substantially perpendicularly. - Subsequently, sources/drains 9 and 10 are formed only in the peripheral circuit region 12.
- Specifically, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thegate electrode 8 in the n-type region to formextension regions 26. Meanwhile, in the p-type region, p-type impurities are ion-implanted into the surface of thesemiconductor substrate 1 on both sides of thegate electrode 8 to formextension regions 27. - Next, after a silicon oxide film is deposited over an entire surface by a CVD method, the entire surface of the silicon oxide film is antisotropically etched (etch back) so as to leave only the silicon oxide films on both sides of the
respective gate electrodes 8, thereby formingsidewalls 28. - Then, in the n-type region, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thegate electrodes 8 and thesidewalls 28 to form the deep sources/drains 9 which partly overlap theextension regions 26. Meanwhile, in the p-type region, p-type impurities are ion-implanted into the surface of thesemiconductor substrate 1 on both sides of thegate electrode 8 and thesidewalls 28 to form the deep sources/drains 10 which partly overlap theextension regions 27. At this time, surfaces of the sources/drains 9 and 10 may be exposed so as to form siliside layers on the sources/drains 9 and 10, and on thegate electrodes 8 in the peripheral circuit region 12 by conducting salicide process. - Thereafter, a several-layered interlayer dielectric covering the entire surface, contact holes, via holes, various kinds of wiring layers, and so on are formed, and a protective insulation film (none of them are shown) is formed on a top layer so that, on the
semiconductor substrate 1, many semiconductor memory devices provided with a peripheral circuit including SONOS type memory cells and the CMOS transistors are formed. Then, an individual semiconductor memory device is manufactured by separating and packaging the above-mentioned devices. - As explained above, according to the present embodiment, the
ONO film 7 functioning as a charge-storage film is formed of high quality and in low temperature, and furthermore, thegate insulation films ONO film 7. This makes it possible to realize a SONOS type semiconductor memory device of high reliability and low cost. - In this embodiment, a floating gate type semiconductor memory device will be disclosed. A structure of the semiconductor memory device is explained with a method for manufacturing thereof as a matter of convenience.
- The floating gate type transistors are formed in a memory cell region, and CMOS transistors are formed in a peripheral circuit region.
-
FIG. 15A toFIG. 26B are schematic cross sectional views showing a method for manufacturing the semiconductor memory device including the floating gate type transistors in this embodiment in the order of processes. It should be noted that, for convenience, the same reference numerals are given to the components or the like explained in the first embodiment. Here, each A of the drawings exceptFIG. 20 shows a memory cell region (a core region), and each B thereof shows a peripheral circuit region. The left side of the A thereof corresponds to a cross section (an X section) taken along the parallel line to a control gate (a word line), and the right side corresponds to a cross section (a Y section) taken along the perpendicular line to the control gate.FIG. 20 corresponds to the X section. - First, as shown in
FIG. 15A andFIG. 15B , element isolation structures are respectively formed in a core region 11 and a peripheral circuit region 12 to demarcate element active regions. - Here, by a so-called STI (Shallow Trench Isolation) method, trenches are formed in element isolation regions in the core region 11 and the peripheral circuit region 12 of a p-type
silicon semiconductor substrate 1. Furthermore, STIelement isolation structures 2 are formed by filling the trenches with insulators so as to demarcate the element active regions. - Subsequently,
wells - Specifically, in an n-type region, n-type impurities such as phosphorus (P), arsenic (As), or the like are ion-implanted into only an n-type region of the peripheral circuit region 12, and the impurities are thermally diffused by annealing treatment to form the n-well 3 in the n-type region. On the other hand, in a p-type region, the n-type impurities such as phosphorus (P), arsenic (As), or the like are deeply ion-implanted into only a p-type region of the peripheral circuit region 12, and a p-type impurity such as boron (B) is less shallowly ion-implanted than the n-type impurities. Then, the impurities are thermally diffused by annealing treatment to form the deep n-well 4 and the p-well 5 in the n-well 4 so as to form a triple-well structure in the p-type region.
- Subsequently, a resist mask (not shown) covering only the p-type region of the peripheral circuit region 12 is formed. Furthermore, using this as a mask, ion-implantation of boron (B) for threshold value adjustment is conducted (shown as a reference numeral 41). Incidentally, this ion-implantation is not limited to the p-type region, and is applicable to the n-type region.
- Subsequently, as shown in
FIG. 16A andFIG. 16B , after the resist mask is removed by ashing treatment or the like, silicon surfaces of the respective element active regions in the core region 11 and the peripheral circuit region 12 are exposed by HF treatment. Subsequently,tunnel oxide films 42 having a film thickness of approximately 10 nm are formed in the respective element active regions by thermal oxidation. In view of lowering the temperature, the aforementioned plasma oxidizing method is also suitable for forming the tunnel oxide films instead of a thermal oxidation method. - Subsequently, as shown in
FIG. 17A andFIG. 17B , amorphous silicon (a-Si)films 43 formed by doping phosphorus (P) are entirely deposited to have a film thickness of approximately 90 nm by a thermal CVD method under a temperature condition of 530° C., using SiH4 and PH3 as raw material gases. - Subsequently, as shown in
FIG. 18A andFIG. 18B , thea-Si film 43 is patterned by lithography followed by dry etching to form floatinggates 44 which are individually divided perpendicular to later-described word lines. At the same time, in the peripheral circuit region 12, thea-Si film 43 is entirely left. - Subsequently, an ONO film which is a multilayered insulating film is formed as a dielectric film.
- First, as shown in
FIG. 19A andFIG. 19B ,silicon nitride films 45 are formed by the aforementioned plasma nitriding method. - Specifically, as is the case with the first embodiment, using the plasma processor provided with the radial line slot antenna shown in
FIG. 14 , and using a source gas containing Ar and N2 but not hydrogen, nitriding processing of surface layers of thea-Si films 43 is conducted by generating a nitrogen radical (N*) by irradiating the source gas with a microwave of 3.5 kW under a temperature condition of 450° C. so as to form thesilicon nitride films 45 having a film thickness of approximately 12 nm. - Subsequently, as shown in
FIG. 20 , a lowersilicon oxide film 46 and an upper silicon oxide film 47 are simultaneously formed above and below thesilicon nitride film 45 by the aforementioned plasma oxidizing method. - Specifically, using a source gas containing Ar and O2 but not hydrogen, oxidizing processing is conducted by generating an oxygen radical (O*) by irradiating the source gas with a microwave of 3.5 kW under a temperature condition of 450° C. The lower
silicon oxide film 46 is formed by replacing an interface of thea-Si film 43 which is approximately 4 nm in thickness facing with thesilicon nitride film 45 by an oxide film. Simultaneously, the upper silicon oxide film 47 is formed by replacing an upper layer of approximately 5 nm in thickness of thesilicon nitride film 45 by an oxide film. At this time, in the core region 11, anONO film 51 composed of the lowersilicon oxide film 46 having a film thickness of approximately 4 nm on the floatinggate 44 whose film thickness is reduced to approximately 81 nm by the aforementioned plasma nitriding and plasma oxidization, thesilicon nitride film 45 whose film thickness is reduced to approximately 6 nm, and the upper silicon oxide film 47 having a film thickness of approximately 4 nm is formed. It should be noted that the threelayers ONO film 51 for simplification from the followingFIG. 21A toFIG. 26B as a matter of convenience. - Subsequently, as shown in
FIG. 21A andFIG. 21B , theONO film 51 and thea-Si film 43 in the peripheral circuit region 12 are removed by dry etching. Furthermore, the silicon surface of the element active regions in the peripheral circuit region 12 is exposed by HF treatment. - Subsequently, as shown in
FIG. 22A andFIG. 22B , the silicon surface of the element active regions in the peripheral circuit region 12 is thermally oxidized to formsilicon oxide films 48 having a film thickness of approximately 8 nm. At this time, oxidizing power by thermal oxidation method is not so strong that oxidation of theONO film 51 in the core region 11 can be ignored. - Subsequently, as shown in
FIG. 23A andFIG. 23B , a part for forming a thin gate insulation film in the peripheral circuit region 12, in this example, thesilicon oxide film 48 in the n-type region is removed by HF treatment. - Subsequently, as shown in
FIG. 24A andFIG. 24B , thermal oxidization is conducted so as to form a silicon oxide film having a film thickness of approximately 7 nm on the silicon surfaces in the n-type and the p-type region in the peripheral circuit region 12. A thingate insulation film 49 having a film thickness of approximately 10 nm is formed in the n-type region. Furthermore, agate insulation film 50 having a film thickness of 16 nm is formed in the p-type region as a result of thermal oxidation having a film thickness of approximately 10 nm after thermal oxidation having a film thickness of aforementioned 8 nm. - Subsequently, as shown in
FIG. 25A andFIG. 25B , aftera-Si films 52 are deposited on entire surfaces by a CVD method, as shown inFIGS. 26A and 26B , the a-Si films 52 (and thea-Si film 43 in the core region 11) are patterned by lithography followed by dry etching. In the core region 11,control gates 53 functioning as word lines for conducting capacity coupling with the floatinggates 44 through theONO film 51 as the dielectric film are formed. In the peripheral circuit region 12,gate electrodes 54 as components of the CMOS transistors are formed. At this time, by dry etching of thea-Si film 52, protruding parts of thecontrol gates 53 from the floatinggates 44 are removed simultaneously when thecontrol gates 53 are formed. - Subsequently,
extension regions 81 are formed only in the core region 11. - Specifically, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thecontrol gates 53 to form theextension regions 81. - Subsequently,
extension regions - Specifically, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thegate electrode 54 in the n-type region to form theextension regions 26. Meanwhile, in the p-type region, p-type impurities are ion-implanted into the surface of thesemiconductor substrate 1 on both sides of thegate electrode 54 to form theextension regions 27. - Next, after a silicon oxide film is deposited over an entire surface by a CVD method, the entire surface of the silicon oxide film is antisotropically etched (etch back) so as to leave only the silicon oxide films on both sides of the
respective gate electrodes 54, thereby formingsidewalls 28. - Then, in the core region 11, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thecontrol gates 53 and thesidewalls 28 to form sources/drains 82 which partly overlap theextension regions 81. - Then, in the peripheral circuit region 12, in the n-type region, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thegate electrodes 54 and thesidewalls 28 to form deep sources/drains 9 which partly overlap theextension regions 26. Meanwhile, in the p-type region, p-type impurities are ion-implanted into the surface of thesemiconductor substrate 1 on both sides of thegate electrode 54 and thesidewalls 28 to form deep sources/drains 10 which partly overlap theextension regions 27. At this time, surfaces of the sources/drains 9 and 10 may be exposed so as to form siliside layers on the sources/drains 9 and 10, and on thegate electrodes 54 in the peripheral circuit region 12 by conducting salicide process. - Thereafter, a several-layered interlayer dielectric covering the entire surface, contact holes, via holes, various kinds of wiring layers, and so on are formed, and a protective insulation film (none of them are shown) is formed on a top layer so that, on the
semiconductor substrate 1, many semiconductor memory devices provided with a peripheral circuit including floating gate type memory cells and the CMOS transistors are formed. Then, an individual semiconductor memory device is manufactured by separating and packaging the above-mentioned devices. - As explained above, according to the present embodiment, the
ONO film 51 functioning as the dielectric film is formed in low temperature and of high quality, and, the silicon oxide films above and below the silicon nitride film are simultaneously formed. This decreases the number of processes and makes it possible to realize a floating gate type semiconductor memory device of high reliability and low cost. - In this embodiment, a semiconductor memory device having an embedded bit line type SONOS structure will be disclosed. A structure of the semiconductor memory device is explained with a method for manufacturing thereof as a matter of convenience.
- This semiconductor memory device is so structured that SONOS transistors in a memory cell region are of a planer type and that CMOS transistors are formed in a peripheral circuit region.
-
FIG. 27A toFIG. 35B are schematic cross sectional views showing a method for manufacturing the semiconductor memory device including embedded bit line type SONOS transistors in this embodiment in the order of processes. It should be noted that, for convenience, the same reference numerals are given to the components or the like explained in the first embodiment. Here, each A of the drawings shows a memory cell region (a core region), and each B thereof shows a peripheral circuit region. The left side of the A thereof corresponds to a cross section (an X section) taken along the parallel line to a gate electrode (a word line), and the right side corresponds to a cross section (a Y section) taken along the perpendicular line to the gate electrode. - First, as shown in
FIG. 27A andFIG. 27B ,wells - Specifically, in an n-type region, n-type impurities such as phosphorus (P), arsenic (As), or the like are ion-implanted into only an n-type region of the peripheral circuit region 12, and the impurities are thermally diffused by annealing treatment to form the n-well 3 in the n-type region. On the other hand, in a p-type region, the n-type impurities such as phosphorus (P), arsenic (As), or the like are deeply ion-implanted into only a p-type region of the peripheral circuit region 12, and a p-type impurity such as boron (B) is less shallowly ion-implanted than the n-type impurities. Then, the impurities are thermally diffused by annealing treatment to form the deep n-well 4 and the p-well 5 in the n-well 4 so as to form a triple-well structure in the p-type region.
- Subsequently, element isolation structures are formed in a peripheral circuit region 12 to demarcate element active regions.
- Here, by a so-called LOCOS method,
field oxide films 61 are formed in element isolation regions in the peripheral circuit region 12 of a p-typesilicon semiconductor substrate 1 so as to demarcate the element active regions. Incidentally, since a planar-type memory is disclosed in this embodiment, element isolation structures are not formed in the core region. - Subsequently, a resist mask (not shown) covering only the p-type region of the peripheral circuit region 12 is formed. Furthermore, using this as a mask, ion-implantation of boron (B) for threshold value adjustment is conducted (shown as a reference numeral 41). Incidentally, this ion-implantation is not limited to the p-type region, and is applicable to the n-type region.
- Subsequently, bit-
line diffusion layers 6 are formed in a core region 11 of thesemiconductor substrate 1. - Specifically, resist masks (not shown) in a bit-line shape are formed by lithography, and using them as masks, an n-type impurity, arsenic (As) in this example, is ion-implanted. Here, it is ion-implanted with a dose amount of 2.0×1014 (/cm2) or more in order to lower bit-line resistance. Through these processes, the bit-
line diffusion layers 6 also serving as sources/drains are formed. - Subsequently, after the resist masks are removed by ashing treatment or the like, and after silicon surfaces of the respective element active regions in the core region 11 and the peripheral circuit region 12 are exposed by HF treatment, an ONO film as a multilayered insulating film is formed.
- Specifically, as shown in
FIG. 28A andFIG. 28B , lowersilicon oxide films 62 are formed on silicon surfaces of the element active regions by the aforementioned plasma oxidizing method. - Specifically, using the plasma processor provided with the radial line slot antenna shown in
FIG. 14 , and using a source gas containing Ar and 02 but not hydrogen, oxidizing processing is conducted by generating an oxygen radical (O*) by irradiating the source gas with a microwave of 3.5 kW under a temperature condition of 450° C. so as to form the lowersilicon oxide films 62. When the lowersilicon oxide films 62 are formed, by using the plasma oxidization instead of a thermal oxidization, dense films are formed in low temperature, thereby controlling impurity diffusion of the bit-line diffusion layers 6. - Subsequently, as shown in
FIG. 29A andFIG. 29B ,silicon nitride films 63 are formed on the lowersilicon oxide films 62 by a thermal CVD method. - Specifically, the
silicon nitride films 63 are deposited to have a film thickness of approximately 15 nm by the thermal CVD method under a temperature condition of 730° C., using SiH2Cl2 and NH3 as raw material gases. Here, by conducting thermal CVD instead of plasma nitriding, the silicon nitride films functioning as charge-storage films with many traps suitable for SONOS type memory cells can be formed. - Subsequently, as shown in
FIG. 30A andFIG. 30B , only the core region 11 is covered with a resist mask (not shown), and using it as a mask, thesilicon nitride film 63 formed in the peripheral circuit region 12 is removed by dry etching. Subsequently, the lowersilicon oxide film 62 formed in the peripheral circuit region 12 is removed by HF treatment so as to expose the surface of thesemiconductor substrate 1 in the peripheral circuit region 12. - Subsequently, after the resist mask is removed by ashing treatment or the like, an upper
silicon oxide film 64 in the core region 11, andgate insulation films - Specifically, as shown in
FIG. 31A andFIG. 31B , using a source gas containing Ar and O2 but not hydrogen, oxidizing processing is conducted by generating an oxygen radical (O*) by irradiating the source gas with a microwave of 3.5 kW under a temperature condition of 450° C. Asilicon oxide film 70 is formed by oxidizing a surface layer of thesilicon nitride film 63 in the core region 11. Simultaneously, asilicon oxide film 32 having a film thickness of approximately 8 nm is formed in the peripheral circuit region 12. - Subsequently, as shown in
FIG. 32A andFIG. 32B , a part for forming a thin gate insulation film in the peripheral circuit region 12, that is, a resist mask (not shown) for exposing only the n-type region is formed. HF treatment is conducted using it as a mask, thereby removing thesilicon oxide film 32 in the n-type region. - Subsequently, after the resist mask is removed by ashing treatment or the like, as shown in
FIG. 33A andFIG. 33B , oxidizing processing is conducted by the aforementioned plasma oxidizing method so as to form a silicon oxide film having a film thickness of approximately 7 nm on a surface of the exposedsemiconductor substrate 1. At this time, in the core region 11, the surface layer of thesilicon nitride film 63 is further oxidized and replaced by a silicon oxide film, and as a result, an uppersilicon oxide film 64 having a film thickness of approximately 10 nm is formed. Simultaneously, in the peripheral circuit region 12, a thingate insulation film 24 having a film thickness of approximately 7 nm is formed in the n-type region. Furthermore, agate insulation film 25 having a film thickness of approximately 13 nm is formed as a result of plasma oxidization having a film thickness of approximately 7 nm after plasma oxidization having a film thickness of aforementioned 8 nm (the silicon oxide film 32) in the p-type region. - In the core region 11, an
ONO film 71 composed of the lowersilicon oxide film 62 having a film thickness of approximately 8 nm formed by plasma oxidization, thesilicon nitride film 63 having a film thickness of approximately 10 nm formed by thermal CVD as a charge-storage film whose surface layer is reduced by plasma oxidization twice, and the uppersilicon oxide film 64 formed by plasma oxidization is formed. On the other hand, in the peripheral circuit region 12, a thingate insulation film 24 having a film thickness of approximately 8 nm in the n-type region and agate insulation film 25 having a film thickness of approximately 13 nm in the p-type region are respectively formed. - Subsequently, as shown in
FIG. 34A andFIG. 34B , on entire surfaces of the core region 11 and the peripheral circuit region 12,polycrystalline silicon films 33 are firstly formed andtungsten silicide films 72 are secondly formed by a CVD method. - Subsequently, as shown in
FIG. 35A andFIG. 35B , thepolycrystalline silicon films 33 and thetungsten silicide film 72 are patterned by lithography followed by dry etching to formgate electrodes 73 in the core region 11, and the n-type region and the p-type region of the peripheral circuit region 12, respectively. At this time, thesegate electrodes 73 in the core region 11 are formed to cross the bitline diffusion layers 6 substantially perpendicularly. - Subsequently, sources/drains 9 and 10 are formed only in the peripheral circuit region 12.
- Specifically, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thegate electrode 73 in the n-type region to formextension regions 26. Meanwhile, in the p-type region, p-type impurities are ion-implanted into the surface of thesemiconductor substrate 1 on both sides of thegate electrode 73 to formextension regions 27. - Next, after a silicon oxide film is deposited over the entire surface by a CVD method, the entire surface of the silicon oxide film is antisotropically etched (etch back) so as to leave only the silicon oxide films on both sides of the
respective gate electrodes 73, thereby formingsidewalls 28. - Then, in the n-type region, n-type impurities are ion-implanted into the surface of the
semiconductor substrate 1 on both sides of thegate electrode 73 and thesidewalls 28 to form the deep sources/drains 9 which partly overlap theextension regions 26. Meanwhile, in the p-type region, p-type impurities are ion-implanted into the surface of thesemiconductor substrate 1 on both sides of thegate electrode 73 and thesidewalls 28 to form the deep sources/drains 10 which partly overlap theextension regions 27. - Thereafter, a several-layered interlayer dielectric covering the entire surface, contact holes, via holes, various kinds of wiring layers, and so on are formed, and a protective insulation film (none of them are shown) is formed on a top layer so that, on the
semiconductor substrate 1, many semiconductor memory devices provided with a peripheral circuit including the SONOS type memory cells and the CMOS transistors are formed. Then, an individual semiconductor memory device is manufactured by separating and packaging the above-mentioned devices. - As explained above, according to the present embodiment, the
ONO film 71 functioning as a charge-storage film is formed of high quality while maintaining a high charge-storage function, and furthermore, thegate insulation films ONO film 71. This makes it possible to realize a SONOS type semiconductor memory device of high reliability and low cost. - It should be noted that the present invention is not limited to the aforementioned embodiments. For example, in the embodiments described above, the ONO film is explained as the multilayered insulating film; however, the embodiments are also suitable for an ON film composed of the silicon nitride film on the silicon oxide film. In this case, for example, it is thought that, after the silicon oxide film is formed by the aforementioned plasma oxidizing method, a silicon film is deposited, and the silicon film is completely nitrided to form the silicon nitride film by the aforementioned plasma nitriding method. It is also thought the surface layer of the silicon oxide film is completely nitrided to form the silicon nitride film by the aforementioned plasma nitriding method after the silicon oxide film is formed by a CVD method, or the like.
- According to the present invention, a multilayered insulating film such as an ON film, an ONO film, or the like is formed of high quality and in low temperature without generating hydrogen, capable of realizing a semiconductor memory device of high reliability.
- The present embodiments are to be considered in all respects as illustrative and no restrictive, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein. The invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof.
Claims (18)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/441,237 US20060228899A1 (en) | 2002-08-30 | 2006-05-26 | Semiconductor memory device and method for manufacturing semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002256195A JP2004095918A (en) | 2002-08-30 | 2002-08-30 | Semiconductor memory device and its manufacturing method |
JP2002-256195 | 2002-08-30 | ||
US10/643,967 US7098147B2 (en) | 2002-08-30 | 2003-08-20 | Semiconductor memory device and method for manufacturing semiconductor device |
US11/441,237 US20060228899A1 (en) | 2002-08-30 | 2006-05-26 | Semiconductor memory device and method for manufacturing semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/643,967 Division US7098147B2 (en) | 2002-08-30 | 2003-08-20 | Semiconductor memory device and method for manufacturing semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060228899A1 true US20060228899A1 (en) | 2006-10-12 |
Family
ID=31492692
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/643,967 Expired - Fee Related US7098147B2 (en) | 2002-08-30 | 2003-08-20 | Semiconductor memory device and method for manufacturing semiconductor device |
US11/441,237 Abandoned US20060228899A1 (en) | 2002-08-30 | 2006-05-26 | Semiconductor memory device and method for manufacturing semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/643,967 Expired - Fee Related US7098147B2 (en) | 2002-08-30 | 2003-08-20 | Semiconductor memory device and method for manufacturing semiconductor device |
Country Status (6)
Country | Link |
---|---|
US (2) | US7098147B2 (en) |
EP (1) | EP1394853A3 (en) |
JP (1) | JP2004095918A (en) |
KR (1) | KR101018371B1 (en) |
CN (1) | CN1485891A (en) |
TW (1) | TWI264113B (en) |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060003565A1 (en) * | 2003-02-13 | 2006-01-05 | Tokyo Electron Limited | Method and apparatus for manufacturing semiconductor device |
US20060246633A1 (en) * | 2005-04-28 | 2006-11-02 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of thin film transistor, display device using thin film transistor, and electronic device incorporating display device |
US20070218626A1 (en) * | 2006-03-15 | 2007-09-20 | Ping-Wei Lin | Method for fabricating metal-insulator-metal capacitor |
US20080293255A1 (en) * | 2007-05-25 | 2008-11-27 | Krishnaswamy Ramkumar | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US20080290400A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US20110045647A1 (en) * | 2007-07-16 | 2011-02-24 | Samsung Electronics Co., Ltd. | Methods of forming non-volatile memory devices |
US20110195559A1 (en) * | 2010-02-11 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming shallow trench isolation structure |
US8222111B1 (en) * | 2006-12-22 | 2012-07-17 | Cypress Semiconductor Corporation | Simultaneous formation of a top oxide layer in a silicon-oxide-nitride-oxide-silicon (SONOS) transistor and a gate oxide in a metal oxide semiconductor (MOS) |
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US9032906B2 (en) | 2005-11-04 | 2015-05-19 | Applied Materials, Inc. | Apparatus and process for plasma-enhanced atomic layer deposition |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9306025B2 (en) | 2007-05-25 | 2016-04-05 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9355849B1 (en) | 2007-05-25 | 2016-05-31 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9530783B2 (en) * | 2015-05-11 | 2016-12-27 | United Microelectronics Corporation | Method of manufacturing non-volatile memory having SONOS memory cells |
TWI594327B (en) * | 2012-07-01 | 2017-08-01 | 賽普拉斯半導體公司 | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US9929240B2 (en) | 2007-05-25 | 2018-03-27 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10615289B2 (en) | 2007-12-12 | 2020-04-07 | Longitude Flash Memory Solutions Ltd. | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
Families Citing this family (62)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100559994B1 (en) * | 2003-08-08 | 2006-03-13 | 동부아남반도체 주식회사 | Method for forming floating gate of flash memory using sidewall process |
US6992370B1 (en) * | 2003-09-04 | 2006-01-31 | Advanced Micro Devices, Inc. | Memory cell structure having nitride layer with reduced charge loss and method for fabricating same |
JP4522916B2 (en) * | 2005-06-27 | 2010-08-11 | 東京エレクトロン株式会社 | Plasma nitriding method, control program, computer storage medium, and plasma processing apparatus |
US7183166B2 (en) * | 2003-11-25 | 2007-02-27 | Macronix International Co., Ltd. | Method for forming oxide on ONO structure |
KR100539158B1 (en) * | 2004-04-20 | 2005-12-26 | 주식회사 하이닉스반도체 | Method for forming dielectric layer of inter gates of flash memory device |
JP4477422B2 (en) | 2004-06-07 | 2010-06-09 | 株式会社ルネサステクノロジ | Method for manufacturing nonvolatile semiconductor memory device |
JP4296128B2 (en) | 2004-06-23 | 2009-07-15 | 株式会社東芝 | Nonvolatile semiconductor memory device and manufacturing method thereof |
KR100620062B1 (en) * | 2004-06-30 | 2006-09-08 | 주식회사 하이닉스반도체 | Fabricating method of non volatile memory device |
KR100623597B1 (en) * | 2004-07-06 | 2006-09-19 | 주식회사 하이닉스반도체 | Method for fabricating semiconductor device by using radical oxidation |
KR100607346B1 (en) * | 2005-01-13 | 2006-07-31 | 주식회사 하이닉스반도체 | Method of manufacturing a flash memory device |
KR100636022B1 (en) * | 2005-04-08 | 2006-10-18 | 삼성전자주식회사 | Method for forming a thin film in semiconductor device and manufacturing a non-volatile memory device using the same |
JP2006303010A (en) * | 2005-04-18 | 2006-11-02 | Toshiba Corp | Semiconductor device and its manufacturing method |
JP2006310601A (en) * | 2005-04-28 | 2006-11-09 | Toshiba Corp | Semiconductor apparatus and its manufacturing method |
KR100766229B1 (en) * | 2005-05-30 | 2007-10-10 | 주식회사 하이닉스반도체 | Method of manufacturing a flash memory device |
EP1898456A4 (en) * | 2005-06-08 | 2009-11-18 | Univ Tohoku | Plasma nitriding method, method for manufacturing semiconductor device and plasma processing apparatus |
JP5032056B2 (en) * | 2005-07-25 | 2012-09-26 | 株式会社東芝 | Method for manufacturing nonvolatile semiconductor memory device |
US7838347B2 (en) * | 2005-08-12 | 2010-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Display device and manufacturing method of display device |
KR100668958B1 (en) * | 2005-09-05 | 2007-01-12 | 동부일렉트로닉스 주식회사 | Flash memory and the manufacturing process thereof |
US7727828B2 (en) * | 2005-10-20 | 2010-06-01 | Applied Materials, Inc. | Method for fabricating a gate dielectric of a field effect transistor |
US7888217B2 (en) * | 2005-10-20 | 2011-02-15 | Applied Materials, Inc. | Method for fabricating a gate dielectric of a field effect transistor |
US7824991B2 (en) * | 2006-01-18 | 2010-11-02 | Macronix International Co., Ltd. | Method for nitridation of the interface between a dielectric and a substrate in a MOS device |
KR100745370B1 (en) * | 2006-01-20 | 2007-08-02 | 삼성전자주식회사 | method of manufacturing a oxide film of semiconductor device |
EP1818989A3 (en) * | 2006-02-10 | 2010-12-01 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
EP1837917A1 (en) * | 2006-03-21 | 2007-09-26 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
KR101488516B1 (en) * | 2006-03-21 | 2015-02-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Nonvolatile semiconductor memory device |
TWI416738B (en) * | 2006-03-21 | 2013-11-21 | Semiconductor Energy Lab | Nonvolatile semiconductor memory device |
EP1837900A3 (en) * | 2006-03-21 | 2008-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
KR100980529B1 (en) * | 2006-03-27 | 2010-09-06 | 도쿄엘렉트론가부시키가이샤 | Plasma processing apparatus |
EP1840947A3 (en) * | 2006-03-31 | 2008-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7554854B2 (en) * | 2006-03-31 | 2009-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from NAND type nonvolatile memory |
US7786526B2 (en) * | 2006-03-31 | 2010-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US8022460B2 (en) * | 2006-03-31 | 2011-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7799649B2 (en) * | 2006-04-13 | 2010-09-21 | Texas Instruments Incorporated | Method for forming multi gate devices using a silicon oxide masking layer |
US7692223B2 (en) * | 2006-04-28 | 2010-04-06 | Semiconductor Energy Laboratory Co., Ltd | Semiconductor device and method for manufacturing the same |
US8114781B2 (en) * | 2006-06-29 | 2012-02-14 | Tokyo Electron Limited | Substrate processing method and substrate processing apparatus |
JP5102467B2 (en) * | 2006-06-29 | 2012-12-19 | 東京エレクトロン株式会社 | Substrate processing method |
JP5107541B2 (en) * | 2006-08-22 | 2012-12-26 | ルネサスエレクトロニクス株式会社 | Insulating film forming method and semiconductor device manufacturing method |
DK2066827T3 (en) * | 2006-09-29 | 2011-05-23 | Siemens Ag | Process and apparatus for precipitating a non-metallic ceramic layer by cold gas spraying |
JP5008957B2 (en) * | 2006-11-30 | 2012-08-22 | 東京エレクトロン株式会社 | Silicon nitride film forming method, forming apparatus, forming apparatus processing method, and program |
US8642441B1 (en) * | 2006-12-15 | 2014-02-04 | Spansion Llc | Self-aligned STI with single poly for manufacturing a flash memory device |
US7645709B2 (en) * | 2007-07-30 | 2010-01-12 | Applied Materials, Inc. | Methods for low temperature oxidation of a semiconductor device |
JP2009158775A (en) * | 2007-12-27 | 2009-07-16 | Toshiba Corp | Nonvolatile semiconductor memory device and method of manufacturing the same |
EP2225774A4 (en) * | 2007-12-27 | 2013-04-24 | Toshiba Kk | Semiconductor memory device and method for manufacturing same |
KR100941863B1 (en) * | 2008-01-02 | 2010-02-11 | 주식회사 하이닉스반도체 | Tunnel insulating film of flash memory device and method of manufacturing thereof |
CN102159334A (en) | 2008-09-16 | 2011-08-17 | 皇家飞利浦电子股份有限公司 | Capacitive micromachined ultrasound transducer |
US8551858B2 (en) * | 2010-02-03 | 2013-10-08 | Spansion Llc | Self-aligned SI rich nitride charge trap layer isolation for charge trap flash memory |
JP5476161B2 (en) * | 2010-03-02 | 2014-04-23 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP5549411B2 (en) * | 2010-06-18 | 2014-07-16 | 富士通セミコンダクター株式会社 | Semiconductor device manufacturing method, semiconductor memory manufacturing method, and semiconductor device |
US20120276730A1 (en) * | 2011-04-27 | 2012-11-01 | Nanya Technology Corporation | Methods for fabricating a gate dielectric layer and for fabricating a gate structure |
US8741785B2 (en) | 2011-10-27 | 2014-06-03 | Applied Materials, Inc. | Remote plasma radical treatment of silicon oxide |
EP2831918A4 (en) * | 2012-03-29 | 2015-11-18 | Cypress Semiconductor Corp | Method of ono integration into logic cmos flow |
CN103426747A (en) * | 2012-05-14 | 2013-12-04 | 无锡华润上华科技有限公司 | Method for controlling thickness of wafer oxidation layer generated in furnace tube |
CN103887601B (en) * | 2012-12-20 | 2015-10-28 | 中国科学院上海微系统与信息技术研究所 | Folded slot antenna structure and preparation method thereof |
CN104617080B (en) * | 2013-11-05 | 2017-08-25 | 中芯国际集成电路制造(上海)有限公司 | Test key structure and forming method thereof |
JP6187184B2 (en) * | 2013-11-20 | 2017-08-30 | 富士通セミコンダクター株式会社 | Semiconductor device manufacturing method and semiconductor device |
US9218978B1 (en) * | 2015-03-09 | 2015-12-22 | Cypress Semiconductor Corporation | Method of ONO stack formation |
CN104952734B (en) * | 2015-07-16 | 2020-01-24 | 矽力杰半导体技术(杭州)有限公司 | Semiconductor structure and manufacturing method thereof |
DE102016124968B4 (en) * | 2016-12-20 | 2024-01-18 | Infineon Technologies Ag | Formation of silicon oxide layers by oxidation with radicals |
CN108807139A (en) * | 2017-05-05 | 2018-11-13 | 上海新昇半导体科技有限公司 | The production method of growth of silicon oxide system, method and semi-conductor test structure |
US11049968B2 (en) * | 2018-03-07 | 2021-06-29 | X-Fab Semiconductor Foundries Gmbh | Semiconductor device and method of manufacturing a semiconductor device |
CN109285760B (en) * | 2018-09-17 | 2021-10-29 | 中国科学院苏州纳米技术与纳米仿生研究所 | Manufacturing method of silicon nitride dielectric layer, Josephson junction and superconducting qubit |
CN111258453A (en) * | 2020-01-15 | 2020-06-09 | 京东方科技集团股份有限公司 | Touch panel, manufacturing method thereof and display device |
Citations (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5330935A (en) * | 1990-10-24 | 1994-07-19 | International Business Machines Corporation | Low temperature plasma oxidation process |
US5589413A (en) * | 1995-11-27 | 1996-12-31 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing self-aligned bit-line during EPROM fabrication |
US5668035A (en) * | 1996-06-10 | 1997-09-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for fabricating a dual-gate dielectric module for memory with embedded logic technology |
US5685949A (en) * | 1995-01-13 | 1997-11-11 | Seiko Epson Corporation | Plasma treatment apparatus and method |
US5861347A (en) * | 1997-07-03 | 1999-01-19 | Motorola Inc. | Method for forming a high voltage gate dielectric for use in integrated circuit |
US6028393A (en) * | 1998-01-22 | 2000-02-22 | Energy Conversion Devices, Inc. | E-beam/microwave gas jet PECVD method and apparatus for depositing and/or surface modification of thin film materials |
US6087229A (en) * | 1998-03-09 | 2000-07-11 | Lsi Logic Corporation | Composite semiconductor gate dielectrics |
US6133096A (en) * | 1998-12-10 | 2000-10-17 | Su; Hung-Der | Process for simultaneously fabricating a stack gate flash memory cell and salicided periphereral devices |
US6248635B1 (en) * | 1999-10-25 | 2001-06-19 | Advanced Micro Devices, Inc. | Process for fabricating a bit-line in a monos device using a dual layer hard mask |
US6287988B1 (en) * | 1997-03-18 | 2001-09-11 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method, semiconductor device manufacturing apparatus and semiconductor device |
US6326268B1 (en) * | 1999-10-25 | 2001-12-04 | Advanced Micro Devices, Inc. | Method of fabricating a MONOS flash cell using shallow trench isolation |
US20020025691A1 (en) * | 2000-03-13 | 2002-02-28 | Tadahiro Ohmi | Flash memory device and a fabrication process thereof, method of forming a dielectric film |
US6383861B1 (en) * | 1999-02-18 | 2002-05-07 | Micron Technology, Inc. | Method of fabricating a dual gate dielectric |
US6399520B1 (en) * | 1999-03-10 | 2002-06-04 | Tokyo Electron Limited | Semiconductor manufacturing method and semiconductor manufacturing apparatus |
US6406960B1 (en) * | 1999-10-25 | 2002-06-18 | Advanced Micro Devices, Inc. | Process for fabricating an ONO structure having a silicon-rich silicon nitride layer |
US6436771B1 (en) * | 2001-07-12 | 2002-08-20 | Taiwan Semiconductor Manufacturing Company | Method of forming a semiconductor device with multiple thickness gate dielectric layers |
US6479402B1 (en) * | 2001-12-03 | 2002-11-12 | Taiwan Semiconductor Manufacturing Company | Method to improve adhesion of molding compound by providing an oxygen rich film over the top surface of a passivation layer |
US20030040171A1 (en) * | 2001-08-22 | 2003-02-27 | Weimer Ronald A. | Method of composite gate formation |
US6531364B1 (en) * | 1998-08-05 | 2003-03-11 | Advanced Micro Devices, Inc. | Advanced fabrication technique to form ultra thin gate dielectric using a sacrificial polysilicon seed layer |
US20030211692A1 (en) * | 2002-05-07 | 2003-11-13 | Samsung Electronics Co., Ltd. | Method of fabricating trap type nonvolatile memory device |
US20040038486A1 (en) * | 2002-06-12 | 2004-02-26 | Applied Materials, Inc. | Plasma method and apparatus for processing a substrate |
US20040245584A1 (en) * | 2001-08-29 | 2004-12-09 | Shigemi Murakawa | Forming method and forming system for insulation film |
US20050040479A1 (en) * | 2003-08-20 | 2005-02-24 | Pdf Solutions | Oxide-Nitride-Oxide spacer with oxide layers free of nitridization |
US20050224866A1 (en) * | 2002-08-30 | 2005-10-13 | Fasl Llc | Semiconductor memory device and manufacturing method thereof |
US7177851B2 (en) * | 2000-11-10 | 2007-02-13 | Affinnova, Inc. | Method and apparatus for dynamic, real-time market segmentation |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04184932A (en) | 1990-11-20 | 1992-07-01 | Sony Corp | Formation of passivation film |
JPH09223752A (en) * | 1996-02-16 | 1997-08-26 | Hitachi Ltd | Manufacture of nonvolatile semiconductor storage device |
US6740605B1 (en) * | 2003-05-05 | 2004-05-25 | Advanced Micro Devices, Inc. | Process for reducing hydrogen contamination in dielectric materials in memory devices |
-
2002
- 2002-08-30 JP JP2002256195A patent/JP2004095918A/en active Pending
-
2003
- 2003-08-15 TW TW092122483A patent/TWI264113B/en active
- 2003-08-20 US US10/643,967 patent/US7098147B2/en not_active Expired - Fee Related
- 2003-08-27 EP EP03018762A patent/EP1394853A3/en not_active Withdrawn
- 2003-08-28 KR KR1020030059810A patent/KR101018371B1/en not_active IP Right Cessation
- 2003-08-29 CN CNA031560822A patent/CN1485891A/en active Pending
-
2006
- 2006-05-26 US US11/441,237 patent/US20060228899A1/en not_active Abandoned
Patent Citations (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5330935A (en) * | 1990-10-24 | 1994-07-19 | International Business Machines Corporation | Low temperature plasma oxidation process |
US5685949A (en) * | 1995-01-13 | 1997-11-11 | Seiko Epson Corporation | Plasma treatment apparatus and method |
US5589413A (en) * | 1995-11-27 | 1996-12-31 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing self-aligned bit-line during EPROM fabrication |
US5668035A (en) * | 1996-06-10 | 1997-09-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for fabricating a dual-gate dielectric module for memory with embedded logic technology |
US6287988B1 (en) * | 1997-03-18 | 2001-09-11 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method, semiconductor device manufacturing apparatus and semiconductor device |
US5861347A (en) * | 1997-07-03 | 1999-01-19 | Motorola Inc. | Method for forming a high voltage gate dielectric for use in integrated circuit |
US6028393A (en) * | 1998-01-22 | 2000-02-22 | Energy Conversion Devices, Inc. | E-beam/microwave gas jet PECVD method and apparatus for depositing and/or surface modification of thin film materials |
US6087229A (en) * | 1998-03-09 | 2000-07-11 | Lsi Logic Corporation | Composite semiconductor gate dielectrics |
US6531364B1 (en) * | 1998-08-05 | 2003-03-11 | Advanced Micro Devices, Inc. | Advanced fabrication technique to form ultra thin gate dielectric using a sacrificial polysilicon seed layer |
US6133096A (en) * | 1998-12-10 | 2000-10-17 | Su; Hung-Der | Process for simultaneously fabricating a stack gate flash memory cell and salicided periphereral devices |
US6383861B1 (en) * | 1999-02-18 | 2002-05-07 | Micron Technology, Inc. | Method of fabricating a dual gate dielectric |
US6399520B1 (en) * | 1999-03-10 | 2002-06-04 | Tokyo Electron Limited | Semiconductor manufacturing method and semiconductor manufacturing apparatus |
US6326268B1 (en) * | 1999-10-25 | 2001-12-04 | Advanced Micro Devices, Inc. | Method of fabricating a MONOS flash cell using shallow trench isolation |
US6406960B1 (en) * | 1999-10-25 | 2002-06-18 | Advanced Micro Devices, Inc. | Process for fabricating an ONO structure having a silicon-rich silicon nitride layer |
US6248635B1 (en) * | 1999-10-25 | 2001-06-19 | Advanced Micro Devices, Inc. | Process for fabricating a bit-line in a monos device using a dual layer hard mask |
US20020025691A1 (en) * | 2000-03-13 | 2002-02-28 | Tadahiro Ohmi | Flash memory device and a fabrication process thereof, method of forming a dielectric film |
US7177851B2 (en) * | 2000-11-10 | 2007-02-13 | Affinnova, Inc. | Method and apparatus for dynamic, real-time market segmentation |
US6436771B1 (en) * | 2001-07-12 | 2002-08-20 | Taiwan Semiconductor Manufacturing Company | Method of forming a semiconductor device with multiple thickness gate dielectric layers |
US20030040171A1 (en) * | 2001-08-22 | 2003-02-27 | Weimer Ronald A. | Method of composite gate formation |
US20050032393A1 (en) * | 2001-08-22 | 2005-02-10 | Micron Technology Inc. | Method of composite gate formation |
US20040245584A1 (en) * | 2001-08-29 | 2004-12-09 | Shigemi Murakawa | Forming method and forming system for insulation film |
US6479402B1 (en) * | 2001-12-03 | 2002-11-12 | Taiwan Semiconductor Manufacturing Company | Method to improve adhesion of molding compound by providing an oxygen rich film over the top surface of a passivation layer |
US20030211692A1 (en) * | 2002-05-07 | 2003-11-13 | Samsung Electronics Co., Ltd. | Method of fabricating trap type nonvolatile memory device |
US20040038486A1 (en) * | 2002-06-12 | 2004-02-26 | Applied Materials, Inc. | Plasma method and apparatus for processing a substrate |
US20050224866A1 (en) * | 2002-08-30 | 2005-10-13 | Fasl Llc | Semiconductor memory device and manufacturing method thereof |
US20050040479A1 (en) * | 2003-08-20 | 2005-02-24 | Pdf Solutions | Oxide-Nitride-Oxide spacer with oxide layers free of nitridization |
Cited By (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060003565A1 (en) * | 2003-02-13 | 2006-01-05 | Tokyo Electron Limited | Method and apparatus for manufacturing semiconductor device |
US20060246633A1 (en) * | 2005-04-28 | 2006-11-02 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of thin film transistor, display device using thin film transistor, and electronic device incorporating display device |
US8318554B2 (en) | 2005-04-28 | 2012-11-27 | Semiconductor Energy Laboratory Co., Ltd. | Method of forming gate insulating film for thin film transistors using plasma oxidation |
US9032906B2 (en) | 2005-11-04 | 2015-05-19 | Applied Materials, Inc. | Apparatus and process for plasma-enhanced atomic layer deposition |
US20070218626A1 (en) * | 2006-03-15 | 2007-09-20 | Ping-Wei Lin | Method for fabricating metal-insulator-metal capacitor |
US8222111B1 (en) * | 2006-12-22 | 2012-07-17 | Cypress Semiconductor Corporation | Simultaneous formation of a top oxide layer in a silicon-oxide-nitride-oxide-silicon (SONOS) transistor and a gate oxide in a metal oxide semiconductor (MOS) |
US9583501B1 (en) | 2006-12-22 | 2017-02-28 | Cypress Semiconductor Corporation | Simultaneous formation of a top oxide layer in a silicon-oxide-nitride-oxide-silicon (SONOS) transistor and a gate oxide in a metal oxide semiconductor (MOS) |
US9306025B2 (en) | 2007-05-25 | 2016-04-05 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US20080293255A1 (en) * | 2007-05-25 | 2008-11-27 | Krishnaswamy Ramkumar | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US11784243B2 (en) | 2007-05-25 | 2023-10-10 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8283261B2 (en) * | 2007-05-25 | 2012-10-09 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US8318608B2 (en) * | 2007-05-25 | 2012-11-27 | Cypress Semiconductor Corporation | Method of fabricating a nonvolatile charge trap memory device |
US11721733B2 (en) | 2007-05-25 | 2023-08-08 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US11456365B2 (en) | 2007-05-25 | 2022-09-27 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US8614124B2 (en) | 2007-05-25 | 2013-12-24 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US11222965B2 (en) | 2007-05-25 | 2022-01-11 | Longitude Flash Memory Solutions Ltd | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US8993453B1 (en) * | 2007-05-25 | 2015-03-31 | Cypress Semiconductor Corporation | Method of fabricating a nonvolatile charge trap memory device |
US20090011609A1 (en) * | 2007-05-25 | 2009-01-08 | Krishnaswamy Ramkumar | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US20150187960A1 (en) | 2007-05-25 | 2015-07-02 | Cypress Semiconductor Corporation | Radical Oxidation Process For Fabricating A Nonvolatile Charge Trap Memory Device |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US20080290400A1 (en) * | 2007-05-25 | 2008-11-27 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US9349877B1 (en) | 2007-05-25 | 2016-05-24 | Cypress Semiconductor Corporation | Nitridation oxidation of tunneling layer for improved SONOS speed and retention |
US9355849B1 (en) | 2007-05-25 | 2016-05-31 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US11056565B2 (en) | 2007-05-25 | 2021-07-06 | Longitude Flash Memory Solutions Ltd. | Flash memory device and method |
US10903342B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10903068B2 (en) | 2007-05-25 | 2021-01-26 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9929240B2 (en) | 2007-05-25 | 2018-03-27 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US9997641B2 (en) | 2007-05-25 | 2018-06-12 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US10304968B2 (en) | 2007-05-25 | 2019-05-28 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US10312336B2 (en) | 2007-05-25 | 2019-06-04 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10374067B2 (en) | 2007-05-25 | 2019-08-06 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10446656B2 (en) | 2007-05-25 | 2019-10-15 | Longitude Flash Memory Solutions Ltd. | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US10593812B2 (en) | 2007-05-25 | 2020-03-17 | Longitude Flash Memory Solutions Ltd. | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US10896973B2 (en) | 2007-05-25 | 2021-01-19 | Longitude Flash Memory Solutions Ltd. | Oxide-nitride-oxide stack having multiple oxynitride layers |
US10699901B2 (en) | 2007-05-25 | 2020-06-30 | Longitude Flash Memory Solutions Ltd. | SONOS ONO stack scaling |
US8525275B2 (en) * | 2007-07-16 | 2013-09-03 | Samsung Electronics Co., Ltd. | Methods of forming non-volatile memory devices |
US20110045647A1 (en) * | 2007-07-16 | 2011-02-24 | Samsung Electronics Co., Ltd. | Methods of forming non-volatile memory devices |
US10615289B2 (en) | 2007-12-12 | 2020-04-07 | Longitude Flash Memory Solutions Ltd. | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
US8173516B2 (en) * | 2010-02-11 | 2012-05-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming shallow trench isolation structure |
US20110195559A1 (en) * | 2010-02-11 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming shallow trench isolation structure |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
TWI594327B (en) * | 2012-07-01 | 2017-08-01 | 賽普拉斯半導體公司 | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US9530783B2 (en) * | 2015-05-11 | 2016-12-27 | United Microelectronics Corporation | Method of manufacturing non-volatile memory having SONOS memory cells |
Also Published As
Publication number | Publication date |
---|---|
US7098147B2 (en) | 2006-08-29 |
TW200408115A (en) | 2004-05-16 |
US20040043638A1 (en) | 2004-03-04 |
TWI264113B (en) | 2006-10-11 |
KR20040019986A (en) | 2004-03-06 |
EP1394853A2 (en) | 2004-03-03 |
CN1485891A (en) | 2004-03-31 |
EP1394853A3 (en) | 2009-11-25 |
KR101018371B1 (en) | 2011-03-02 |
JP2004095918A (en) | 2004-03-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7098147B2 (en) | Semiconductor memory device and method for manufacturing semiconductor device | |
US7253046B2 (en) | Semiconductor memory device and manufacturing method thereof | |
US6943075B2 (en) | Method for manufacturing flash memory device | |
JP4164324B2 (en) | Manufacturing method of semiconductor device | |
US20070190727A1 (en) | Nonvolatile semiconductor memory device and manufacturing method therefor | |
KR100648194B1 (en) | Method of manufacturing a semiconductor device | |
KR100537277B1 (en) | Method of manufacturing a semiconductor device | |
KR100466312B1 (en) | Method of manufacturing semiconductor device having an ONO layer | |
US6900096B2 (en) | Method of manufacturing a flash memory cell | |
US20050212035A1 (en) | Semiconductor storage device and manufacturing method thereof | |
WO2010147937A2 (en) | Enhancing nand flash floating gate performance | |
KR100745399B1 (en) | Method of manufacturing semiconductor device using radical oxidation process | |
US6803277B1 (en) | Method of forming gate electrode in flash memory device | |
US20050212074A1 (en) | Semiconductor device and method of manufacturing the same | |
US7038304B2 (en) | Semiconductor memory device and manufacturing method thereof | |
KR100696272B1 (en) | Semiconductor storage device and its manufacturing method | |
US20050009274A1 (en) | Method of manufacturing flash memory device | |
KR100856300B1 (en) | Method of manufacturing a flash memory cell | |
KR20050086296A (en) | Method of manufacturing a flash memory device | |
KR100671623B1 (en) | Method of manufacturing a flash memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU AMD SEMICONDOCTOR LIMITED;REEL/FRAME:018923/0739 Effective date: 20070125 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: BARCLAYS BANK PLC,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338 Effective date: 20100510 Owner name: BARCLAYS BANK PLC, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338 Effective date: 20100510 |
|
AS | Assignment |
Owner name: SPANSION TECHNOLOGY LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 Owner name: SPANSION INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159 Effective date: 20150312 |