US20060273375A1 - Transistor with nanocrystalline silicon gate structure - Google Patents
Transistor with nanocrystalline silicon gate structure Download PDFInfo
- Publication number
- US20060273375A1 US20060273375A1 US11/428,770 US42877006A US2006273375A1 US 20060273375 A1 US20060273375 A1 US 20060273375A1 US 42877006 A US42877006 A US 42877006A US 2006273375 A1 US2006273375 A1 US 2006273375A1
- Authority
- US
- United States
- Prior art keywords
- gate
- channel region
- silicon particles
- nanocrystalline silicon
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910021423 nanocrystalline silicon Inorganic materials 0.000 title claims abstract description 25
- 230000015654 memory Effects 0.000 claims abstract description 93
- 239000011856 silicon-based particle Substances 0.000 claims abstract description 22
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 11
- 229920005591 polysilicon Polymers 0.000 claims description 11
- 238000000034 method Methods 0.000 claims description 8
- 230000007246 mechanism Effects 0.000 claims description 5
- 230000008569 process Effects 0.000 claims description 5
- 230000005689 Fowler Nordheim tunneling Effects 0.000 claims description 4
- 239000002105 nanoparticle Substances 0.000 claims description 4
- 239000012212 insulator Substances 0.000 claims 17
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 2
- 229910052814 silicon oxide Inorganic materials 0.000 claims 2
- 230000005641 tunneling Effects 0.000 abstract description 23
- 239000002245 particle Substances 0.000 abstract description 9
- 239000002784 hot electron Substances 0.000 abstract description 7
- 238000002347 injection Methods 0.000 abstract description 4
- 239000007924 injection Substances 0.000 abstract description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 17
- 229910052710 silicon Inorganic materials 0.000 description 17
- 239000010703 silicon Substances 0.000 description 17
- 230000004888 barrier function Effects 0.000 description 12
- 239000002159 nanocrystal Substances 0.000 description 7
- 230000005684 electric field Effects 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 239000013078 crystal Substances 0.000 description 3
- 239000000758 substrate Substances 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010893 electron trap Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 238000009827 uniform distribution Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42332—Gate electrodes for transistors with a floating gate with the floating gate formed by two or more non connected parts, e.g. multi-particles flating gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7884—Programmable transistors with only two possible levels of programmation charging by hot carrier injection
- H01L29/7885—Hot carrier injection from the channel
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/962—Quantum dots and lines
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/701—Integrated with dissimilar structures on a common substrate
- Y10S977/723—On an electrically insulating substrate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S977/00—Nanotechnology
- Y10S977/70—Nanostructure
- Y10S977/762—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less
- Y10S977/763—Nanowire or quantum wire, i.e. axially elongated structure having two dimensions of 100 nm or less formed along or from crystallographic terraces or ridges
Definitions
- the present invention relates generally to memory circuits and in particular the present invention relates to floating gate memory cells.
- Non-volatile memory such as electrically programmable read-only memory (EPROM) and electrically-erasable programmable read-only memory (EEPROM) are extensively used for storing data in computer systems.
- EPROM and EEPROM comprise a large number of memory cells having electrically isolated gates, referred to as floating gates. Data is stored in the memory cells in the form of charge on the floating gates. Charge is transported to or removed from the floating gates by program and erase operations, respectively.
- Flash memory is a derivative of EPROM and EEPROM. Although flash memory shares many characteristics with EPROM and EEPROM, the current generation of flash memory differs in that erase operations are done in blocks.
- a typical flash memory comprises a memory array which includes a large number of memory cells arranged in row and column fashion.
- Each of the memory cells include a floating gate field-effect transistor capable of holding a charge.
- the cells are usually grouped into blocks.
- Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate.
- the charge can be removed from the floating gate by a block erase operation.
- the data in a cell is determined by the presence or absence of the charge in the floating gate.
- Flash memories have the potential of replacing hard storage disk drives in computer systems. The advantages would be replacing a complex and delicate mechanical system with a rugged and easily portable small solid-state non-volatile memory system. There is also the possibilities that given their very high potential densities that given more speed of operation particularity in the erase operation that flash memories might be used to replace DRAMs. Flash memories might then have the ability to fill all memory needs in future computer systems.
- Flash memory is described in S. Tiwari et al., “Volatile and Non-volatile Memories in Silicon with Nano-Crystal Storage,” Abstr. of IEEE Int. Electron Device Meeting, pp. 521-524 (1995), which uses confined nano-crystal particles in a floating gate memory cell. The individual nano-crystals are not in electrical contact with each other, and therefore cannot share a common charge.
- the memory has a thin gate oxide and uses a tunnel-tunnel process for writing and reading data.
- a memory designed to use a tunnel-tunnel process typically has a gate oxide thickness of about 15-20 ⁇ which can be degraded over time resulting in a defective memory.
- FIG. 1 is a cross-sectional view of a prior art memory cell
- FIG. 2 is the memory cell of FIG. 1 during programming
- FIG. 3 is a cross-section of a memory cell incorporating a film of nanocrystalline silicon as a floating gate
- FIG. 4 is a graph of barrier height versus tunneling distance
- FIG. 5 is a simplified block diagram of a typical flash memory incorporating the present invention.
- FIG. 1 is a cross-sectional view of a typical memory cell, such as a used in a flash memory.
- Memory cell 100 comprises a region of a source 102 and a region of a drain 104 .
- Source 102 and drain 104 are constructed from an N+type of high impurity concentration which are formed in a P-type semiconductor substrate 106 of low impurity concentration.
- Source 102 and drain 104 are separated by a predetermined space of a channel region 108 .
- Memory 100 further includes a floating gate 110 formed by a first polysilicon (poly) layer, and a control gate 114 formed by a second poly layer.
- Floating gate 110 is isolated from control gate 114 by an interpoly dielectric layer 1 12 and from channel region 108 by a thin oxide layer 116 approximately 100 angstroms ( ⁇ ) thick.
- FIG. 2 is the memory cell of FIG. 1 during a programming operation.
- a positive programming voltage of about 12 volts is applied to control gate 114 .
- This positive programming voltage attracts electrons 120 from P-type substrate 106 and causes them to accumulate at the surface of channel region 108 .
- a voltage on drain 104 is increased to about 6 volts, and the source 102 is connected to ground.
- the drain-to-source voltage increases, electrons 120 flow from source 102 to drain 104 via channel region 108 .
- electrons 120 travel toward drain 104 , they acquire substantially large kinetic energy and are referred to as hot electrons.
- the voltages at control gate 114 and drain 104 creates an electric field in oxide layer 116 , this electric field attracts the hot electrons and accelerates them toward the floating gate 110 .
- floating gate 110 begins to trap and accumulate the hot electrons and starts a charging process.
- the electric field in oxide layer 116 decreases and eventually loses it capability of attracting any more of the hot electrons to floating gate 110 .
- floating gate 110 is fully charged.
- the negative charge from the hot electrons collected in the floating gate 110 raises the cell's threshold voltage (Vt) above a logic 1 voltage.
- Vt threshold voltage
- Sense amplifiers are used in the memory to detect and amplify the state of the memory cell during a read operation. Thus, data is read from a memory cell based upon its “on” characteristics.
- Electrons are removed from the floating gate to erase the memory cell.
- Many memories including flash memories, use Fowler-Nordheim (FN) tunneling to erase a memory cell.
- the erase procedure is accomplished by electrically floating the drain, grounding the source, and applying a high negative voltage ( ⁇ 12 volts) to the control gate. This creates an electric field across the gate oxide and forces electrons off of the floating gate which then tunnel through the gate oxide.
- FN Fowler-Nordheim
- the present invention describes the use of nanocrystalline silicon films as a floating gate in flash memories rather than the large bulky and thick polysilicon normally used.
- the nanocrystalline silicon films form in silicon rich oxide after silicon implantation into the oxide and appropriate anneal conditions.
- the silicon crystals can be made in a variety of sizes with a uniform distribution in particle sizes by appropriate anneal conditions. Although the particles may not be formed in a uniform sphere, they can be described as having a general diameter of approximately 10 ⁇ to 100 ⁇ . They can also be formed by chemical vapor deposition, by rapid thermal anneal of amorphous silicon layers or by other known techniques.
- nanocrystalline film floating gate The primary advantage of a nanocrystalline film floating gate is that these nano-scale particles have a larger bandgap than bulk silicon due to confinement in the small particles. A quantum mechanical effect is experienced which results in a different band structure and widening of the bandgap. A wider bandgap results in a lower barrier for the electrons at the surface of the silicon particle and a much larger tunneling probability when negative potentials are applied during the write operation.
- the barrier of course can not be made too small or electrons might be thermally excited over the barrier at high operating temperatures and the stored charge leak off of the floating gate in long time periods at high temperature. Normally this is not a problem in flash memories, the barrier is so high as to result in extremely long retention times, far in excess of any requirement.
- the problem is that the barrier is too high and results in FN tunneling discharge times which are too long and require voltages which are too high. Reducing the barrier between the silicon gate particles and the gate oxide serves to significantly improve flash memories.
- These nanocrystalline silicon films are quite conductive even when intrinsic and can be made more conductive by the appropriate doping as is done with larger grain polysilicon films currently used as the gate structure in flash memories.
- These floating gate films need not be very conductive since they are not used elsewhere for wiring and need only be conductive enough to allow for a redistribution of carriers in the floating gate structure itself.
- FIG. 3 is a cross-sectional view of a transistor 300 of the present invention.
- Transistor 300 comprises a region of a source 302 and a region of a drain 304 .
- Source 302 and drain 304 are constructed from an N+type of high impurity concentration which are formed in a P-type semiconductor substrate 306 of low impurity concentration.
- Source 302 and drain 304 are separated by a predetermined space of a channel region 308 .
- Transistor 300 further includes a floating gate 310 formed as a silicon nanocrystalline film.
- a control gate 314 is formed by a polysilicon layer.
- Floating gate 310 is isolated from control gate 314 by an interpoly dielectric layer 312 and from channel region 308 by a thin gate oxide layer 316 .
- the floating gate silicon nanocrystalline film is comprised of nanocrystalline particles which can be embedded in either dielectric layer 312 or 316 . These particles have a diameter in the size range of approximately 10 ⁇ to 100 ⁇ and are in a uniform size distribution for a particular set of processing conditions. The particles are in contact with each other and form as a result of annealing the silicon rich oxide which follows silicon implantation into the gate oxide or deposition of silicon and appropriate anneal conditions to grow nanocrystalline particles of silicon which then form a film. This film is patterned using standard techniques known to those skilled in the art to form the floating gates. When used as a memory cell, the drain of the transistor is typically coupled to a bit line, and the control gate is coupled to a word line.
- nanocrystals in a conductive film is distinctly different than other techniques of using isolated silicon nanocrystals to observe trapping of single electrons on these isolated crystals, as described above.
- the nanocrystals are used as a conductive film to replace the coarse grain polysilicon floating gate structure in a conventional flash memory structured with hot electron injection as the write mechanism and tunneling as the erase mechanism.
- FIG. 4 illustrates how the smaller barrier at the surface of the floating gate silicon storing electrons results in a shorter tunneling distance through a gate oxide insulating layer and consequently a much higher tunneling probability.
- Tunneling distance “do” represents the tunneling distance experienced in typical transistor having a polysilicon floating gate.
- Tunneling distance “dn” represents the tunneling distance experienced in a transistor having a floating gate as described in FIG. 3 .
- the tunneling probability is an exponential function of the reciprocal tunneling distance and even a small reduction in the tunneling distance results in tunneling probabilities which are orders of magnitude higher and tunneling time which are orders of magnitudes smaller.
- the result is a memory cell with a much faster and much easier erase operation due to the lower barrier height for the electrons to tunnel through in leaving the floating gate structures.
- the thick polysilicon floating gate structure is replaced by a much thinner film of nanocrystals of silicon particles embedded in an oxide region. This results in a much more compact device, and a memory cell with a planar structure having less stray sidewall capacitive coupling.
- FIG. 5 is a simplified block diagram of a typical system having a flash memory incorporating the present invention.
- Memory 200 comprises a memory array 202 having memory cells.
- a row decoder 204 and a column decoder 206 are designed to decode and select addresses provided on address lines 208 to access appropriate memory cells.
- Command and control circuitry 210 is designed to control the operation of memory 200 in response to incoming command and control signals from a processor 201 , including a write enable signal 212 (WE*), control lines 216 and data communication lines 218 .
- WE* write enable signal
- control lines 216 control lines 216
- data communication lines 218 data communication lines
- a voltage control switch 214 is provided to apply appropriate voltages to the memory cells during programming operation. It will be appreciated by those skilled in the art that the memory of FIG. 5 has been simplified for the purpose of illustrating the present invention and is not intended to be a complete description of a flash memory.
- a memory device which has fast read, write and erase operations.
- the memory uses memory cell floating gate transistors with a floating fabricated of a conductive layer of nano-size silicon crystals. Although the floating gate is conductive, it need only be conductive enough to allow for a redistribution of carriers in the floating gate structure itself.
- the memory cell has a lower electron affinity than conventional memory cells having a floating gate fabricated from polysilicon.
Abstract
A memory is described which has memory cells that store data using hot electron injection. The data is erased through electron tunneling. The memory cells are described as floating gate transistors wherein the floating gate is fabricated using a conductive layer of nanocrystalline silicon particles. Each nanocrystalline silicon particle has a diameter of about 10 Å to 100 Å. The nanocrystalline silicon particles are in contact such that a charge stored on the floating gate is shared between the particles. The floating gate has a reduced electron affinity to allow for data erase operations using lower voltages.
Description
- This patent application is a continuation of U.S. patent application Ser. No. 11/028,475, filed Jan. 3, 2005, which is a continuation of U.S. patent application Ser. No. 10/453,324, filed Jun. 3, 2003, now U.S. Pat. No. 6,912,158, which is a continuation of U.S. patent application Ser. No. 10/176,425, now U.S. Pat. No. 6,574,144, which is a division of U.S. patent application Ser. No. 09/145,722, filed on Sep. 2, 1998, now U.S. Pat. No. 6,407,424, which is a continuation of U.S. patent application Ser. No. 08/790,500, filed on Jan. 29, 1997, now U.S. Pat. No. 5,852,306, the specifications of which are hereby incorporated by reference.
- The present invention relates generally to memory circuits and in particular the present invention relates to floating gate memory cells.
- Non-volatile memory such as electrically programmable read-only memory (EPROM) and electrically-erasable programmable read-only memory (EEPROM) are extensively used for storing data in computer systems. EPROM and EEPROM comprise a large number of memory cells having electrically isolated gates, referred to as floating gates. Data is stored in the memory cells in the form of charge on the floating gates. Charge is transported to or removed from the floating gates by program and erase operations, respectively.
- Another type of non-volatile memory is flash memory. Flash memory is a derivative of EPROM and EEPROM. Although flash memory shares many characteristics with EPROM and EEPROM, the current generation of flash memory differs in that erase operations are done in blocks.
- A typical flash memory comprises a memory array which includes a large number of memory cells arranged in row and column fashion. Each of the memory cells include a floating gate field-effect transistor capable of holding a charge. The cells are usually grouped into blocks. Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation. The data in a cell is determined by the presence or absence of the charge in the floating gate.
- Flash memories have the potential of replacing hard storage disk drives in computer systems. The advantages would be replacing a complex and delicate mechanical system with a rugged and easily portable small solid-state non-volatile memory system. There is also the possibilities that given their very high potential densities that given more speed of operation particularity in the erase operation that flash memories might be used to replace DRAMs. Flash memories might then have the ability to fill all memory needs in future computer systems.
- One flash memory is described in S. Tiwari et al., “Volatile and Non-volatile Memories in Silicon with Nano-Crystal Storage,” Abstr. of IEEE Int. Electron Device Meeting, pp. 521-524 (1995), which uses confined nano-crystal particles in a floating gate memory cell. The individual nano-crystals are not in electrical contact with each other, and therefore cannot share a common charge. As referred to in the art, the memory has a thin gate oxide and uses a tunnel-tunnel process for writing and reading data. A memory designed to use a tunnel-tunnel process typically has a gate oxide thickness of about 15-20 Å which can be degraded over time resulting in a defective memory.
- For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a fast flash memory having a floating gate memory cell which in which the floating gate has a reduced electron affinity, can share a common charge, or does not use a tunnel-tunnel process.
-
FIG. 1 is a cross-sectional view of a prior art memory cell; -
FIG. 2 is the memory cell ofFIG. 1 during programming; -
FIG. 3 is a cross-section of a memory cell incorporating a film of nanocrystalline silicon as a floating gate; -
FIG. 4 is a graph of barrier height versus tunneling distance; and -
FIG. 5 is a simplified block diagram of a typical flash memory incorporating the present invention. - In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present inventions is defined only by the appended claims.
-
FIG. 1 is a cross-sectional view of a typical memory cell, such as a used in a flash memory.Memory cell 100 comprises a region of asource 102 and a region of adrain 104.Source 102 anddrain 104 are constructed from an N+type of high impurity concentration which are formed in a P-type semiconductor substrate 106 of low impurity concentration.Source 102 anddrain 104 are separated by a predetermined space of achannel region 108.Memory 100 further includes afloating gate 110 formed by a first polysilicon (poly) layer, and acontrol gate 114 formed by a second poly layer. Floatinggate 110 is isolated fromcontrol gate 114 by an interpoly dielectric layer 1 12 and fromchannel region 108 by athin oxide layer 116 approximately 100 angstroms (Å) thick. -
FIG. 2 is the memory cell ofFIG. 1 during a programming operation. During programming, a positive programming voltage of about 12 volts is applied tocontrol gate 114. This positive programming voltage attractselectrons 120 from P-type substrate 106 and causes them to accumulate at the surface ofchannel region 108. A voltage ondrain 104 is increased to about 6 volts, and thesource 102 is connected to ground. As the drain-to-source voltage increases,electrons 120 flow fromsource 102 to drain 104 viachannel region 108. Aselectrons 120 travel towarddrain 104, they acquire substantially large kinetic energy and are referred to as hot electrons. - The voltages at
control gate 114 anddrain 104 creates an electric field inoxide layer 116, this electric field attracts the hot electrons and accelerates them toward thefloating gate 110. At this point, floatinggate 110 begins to trap and accumulate the hot electrons and starts a charging process. Gradually, as the charge on the floating gate increases, the electric field inoxide layer 116 decreases and eventually loses it capability of attracting any more of the hot electrons to floatinggate 110. At this point, floatinggate 110 is fully charged. The negative charge from the hot electrons collected in thefloating gate 110 raises the cell's threshold voltage (Vt) above a logic 1 voltage. When a voltage oncontrol gate 114 is brought to a logic 1 during a read operation, the cell will barely turn on. Sense amplifiers are used in the memory to detect and amplify the state of the memory cell during a read operation. Thus, data is read from a memory cell based upon its “on” characteristics. - Electrons are removed from the floating gate to erase the memory cell. Many memories, including flash memories, use Fowler-Nordheim (FN) tunneling to erase a memory cell. The erase procedure is accomplished by electrically floating the drain, grounding the source, and applying a high negative voltage (−12 volts) to the control gate. This creates an electric field across the gate oxide and forces electrons off of the floating gate which then tunnel through the gate oxide. For a general description of how a flash memory having floating gate memory cells operates see B. Dipert et al., “Flash Memory Goes Mainstream,” IEEE Spectrum, pp. 48-52 (October 1993), and incorporated herein by reference.
- One of the difficulties with flash memories has been the erase operation using Fowler-Nordheim tunneling. The erase operation requires high voltages, and is relatively slow. Further, an erratic over erase can be induced as a result of the very high erase voltages used. These very high erase voltages are a fundamental problem arising from the high electron affinity of bulk silicon or large grain polysilicon particles used as the floating gate. This creates a very high tunneling barrier. Even with high negative voltages applied to the gate, a large tunneling distance is experienced with a very low tunneling probability for electrons attempting to leave the floating gate. This results in long erase times since the net flux of electrons leaving the gate is low. Thus, the tunneling current discharging the gate is low. In addition, other phenomena result as a consequence of this very high negative voltage. Hole injection into the oxide is experienced which can result in erratic over erase, damage to the gate oxide itself, and the introduction of trapping states.
- The solution to these problems is to use a floating gate having a lower electron affinity for electrons. Thus, a lower barrier is provided for electrons to escape over, or through by tunneling. Lower barriers require lower voltages and result in smaller tunneling distances for the electrons during the erase operation. This results in much faster erase times and much less damage. The possibility of a secondary problem occurring in the gate oxide are also reduced, such as electron traps and hole injection.
- The present invention describes the use of nanocrystalline silicon films as a floating gate in flash memories rather than the large bulky and thick polysilicon normally used. The nanocrystalline silicon films form in silicon rich oxide after silicon implantation into the oxide and appropriate anneal conditions. The silicon crystals can be made in a variety of sizes with a uniform distribution in particle sizes by appropriate anneal conditions. Although the particles may not be formed in a uniform sphere, they can be described as having a general diameter of approximately 10 Å to 100 Å. They can also be formed by chemical vapor deposition, by rapid thermal anneal of amorphous silicon layers or by other known techniques.
- The primary advantage of a nanocrystalline film floating gate is that these nano-scale particles have a larger bandgap than bulk silicon due to confinement in the small particles. A quantum mechanical effect is experienced which results in a different band structure and widening of the bandgap. A wider bandgap results in a lower barrier for the electrons at the surface of the silicon particle and a much larger tunneling probability when negative potentials are applied during the write operation. The barrier of course can not be made too small or electrons might be thermally excited over the barrier at high operating temperatures and the stored charge leak off of the floating gate in long time periods at high temperature. Normally this is not a problem in flash memories, the barrier is so high as to result in extremely long retention times, far in excess of any requirement. The problem is that the barrier is too high and results in FN tunneling discharge times which are too long and require voltages which are too high. Reducing the barrier between the silicon gate particles and the gate oxide serves to significantly improve flash memories. These nanocrystalline silicon films are quite conductive even when intrinsic and can be made more conductive by the appropriate doping as is done with larger grain polysilicon films currently used as the gate structure in flash memories. These floating gate films, however, need not be very conductive since they are not used elsewhere for wiring and need only be conductive enough to allow for a redistribution of carriers in the floating gate structure itself.
-
FIG. 3 is a cross-sectional view of atransistor 300 of the present invention.Transistor 300 comprises a region of asource 302 and a region of adrain 304.Source 302 and drain 304 are constructed from an N+type of high impurity concentration which are formed in a P-type semiconductor substrate 306 of low impurity concentration.Source 302 and drain 304 are separated by a predetermined space of achannel region 308.Transistor 300 further includes a floatinggate 310 formed as a silicon nanocrystalline film. Acontrol gate 314 is formed by a polysilicon layer. Floatinggate 310 is isolated fromcontrol gate 314 by aninterpoly dielectric layer 312 and fromchannel region 308 by a thingate oxide layer 316. The floating gate silicon nanocrystalline film is comprised of nanocrystalline particles which can be embedded in eitherdielectric layer - Using these silicon nanocrystals in a conductive film is distinctly different than other techniques of using isolated silicon nanocrystals to observe trapping of single electrons on these isolated crystals, as described above. Here the nanocrystals are used as a conductive film to replace the coarse grain polysilicon floating gate structure in a conventional flash memory structured with hot electron injection as the write mechanism and tunneling as the erase mechanism.
-
FIG. 4 illustrates how the smaller barrier at the surface of the floating gate silicon storing electrons results in a shorter tunneling distance through a gate oxide insulating layer and consequently a much higher tunneling probability. Tunneling distance “do” represents the tunneling distance experienced in typical transistor having a polysilicon floating gate. Tunneling distance “dn” represents the tunneling distance experienced in a transistor having a floating gate as described inFIG. 3 . The tunneling probability is an exponential function of the reciprocal tunneling distance and even a small reduction in the tunneling distance results in tunneling probabilities which are orders of magnitude higher and tunneling time which are orders of magnitudes smaller. - The result then is a memory cell with a much faster and much easier erase operation due to the lower barrier height for the electrons to tunnel through in leaving the floating gate structures. Also, the thick polysilicon floating gate structure is replaced by a much thinner film of nanocrystals of silicon particles embedded in an oxide region. This results in a much more compact device, and a memory cell with a planar structure having less stray sidewall capacitive coupling.
-
FIG. 5 is a simplified block diagram of a typical system having a flash memory incorporating the present invention.Memory 200 comprises amemory array 202 having memory cells. Arow decoder 204 and acolumn decoder 206 are designed to decode and select addresses provided onaddress lines 208 to access appropriate memory cells. Command andcontrol circuitry 210 is designed to control the operation ofmemory 200 in response to incoming command and control signals from aprocessor 201, including a write enable signal 212 (WE*),control lines 216 and data communication lines 218. Furthermore, avoltage control switch 214 is provided to apply appropriate voltages to the memory cells during programming operation. It will be appreciated by those skilled in the art that the memory ofFIG. 5 has been simplified for the purpose of illustrating the present invention and is not intended to be a complete description of a flash memory. - A memory device is described which has fast read, write and erase operations. The memory uses memory cell floating gate transistors with a floating fabricated of a conductive layer of nano-size silicon crystals. Although the floating gate is conductive, it need only be conductive enough to allow for a redistribution of carriers in the floating gate structure itself. The memory cell has a lower electron affinity than conventional memory cells having a floating gate fabricated from polysilicon.
- Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.
Claims (22)
1. A memory cell, comprising:
a source region;
a drain region;
a channel region located between the source region and the drain region;
a control gate located over the channel region;
a floating gate located between the control gate and the channel region and separated from both the control gate and the channel region by insulator portions, the floating gate including:
a plurality of nanocrystalline silicon particles in physical and electrical contact with each other; and
wherein the nanocrystalline silicon particles are embedded in one of the insulator portions.
2. The memory cell of claim 1 , wherein the nanocrystalline silicon particles have a general diameter of approximately 10 Å to 100 Å.
3. The memory cell of claim 1 , wherein the insulator portions include a first insulator layer and a second insulator layer and at least one insulator layer includes silicon oxide.
4. The memory cell of claim 1 , wherein the nanocrystalline silicon particles are conductively doped.
5. The memory cell of claim 5 , wherein the gate insulator portion between the floating gate and the channel region is thicker than 20 Å.
6. A memory cell, comprising:
a source region;
a drain region;
a channel region located between the source region and the drain region;
a control gate located over the channel region;
a floating gate located between the control gate and the channel region and separated from both the control gate and the channel region by insulator portions, the floating gate including a plurality of nanocrystalline silicon particles embedded between the insulator portions; and
wherein the floating gate is configured to share a common charge in a plane substantially parallel to the channel region.
7. The flash memory cell of claim 6 , wherein the nanocrystalline silicon particles have a general diameter of approximately 10 Å to 100 Å.
8. The memory cell of claim 6 , wherein the nanocrystalline silicon particles are conductively doped.
9. A memory cell, comprising:
a source region;
a drain region;
a channel region located between the source region and the drain region;
a control gate located over the channel region;
a floating gate located between the control gate and the channel region and separated from both the control gate and the channel region by insulator portions, the floating gate having a lower electron affinity than a polysilicon gate, the floating gate including a plurality of nanocrystalline silicon particles in physical and electrical contact with each other.
10. The memory cell of claim 9 , wherein the nanocrystalline silicon particles have a general diameter of approximately 10 Å to 100 Å.
11. The memory cell of claim 9 , wherein the control circuitry is configured to utilize Fowler-Nordheim tunneling mechanisms to store data on the gate.
12. A flash memory device, comprising:
an array of memory cells, the cells including:
a source region;
a drain region;
a channel region located between the source region and the drain region;
a gate, including:
a plurality of nanocrystalline silicon particles in physical contact and in electrical contact with each other;
wherein the nanocrystalline silicon particles are at least partially embedded in an insulator layer;
a gate insulator separating the gate from the channel region; and
control circuitry to select cells in the array of memory cells.
13. The flash memory device of claim 12 , wherein the nanocrystalline silicon particles have a general diameter of approximately 10 Å to 100 Å.
14. The flash memory device of claim 12 , wherein the gate insulator is thicker than 20 Å.
15. The flash memory device of claim 14 , wherein the control circuitry is configured to utilize Fowler-Nordheim tunneling mechanisms to store data on the gate.
16. A flash memory device, comprising:
an array of memory cells, the cells including:
a source region;
a drain region;
a channel region located between the source region and the drain region;
a gate, including a plurality of nanocrystalline silicon particles in an insulator layer configured to allow a shared common charge in a plane substantially parallel to the channel region;
a gate insulator separating the gate from the channel region; and
control circuitry to select cells in the array of memory cells.
17. The flash memory device of claim 16 , wherein the plurality of nanocrystalline silicon particles includes clusters of nanocrystalline particles.
18. The flash memory device of claim 16 , wherein the nanocrystalline silicon particles are conductively doped.
19. An electronic system, comprising:
a flash memory, wherein memory cells in the flash memory include:
a source region;
a drain region;
a channel region located between the source region and the drain region;
a gate having a lower electron affinity than a polysilicon gate, the gate including a plurality of nanocrystalline silicon particles in physical contact and in electrical contact with each other;
a gate insulator separating the gate from the channel region; and
a processor coupled to the flash memory to process data stored in the flash memory.
20. The electronic system of claim 19 , wherein the control circuitry is configured to utilize Fowler-Nordheim tunneling mechanisms to store data on the gate.
21. The electronic system of claim 19 , wherein the gate insulator includes silicon oxide.
22. The electronic system of claim 19 , wherein the nanocrystalline silicon particles are conductively doped.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/428,770 US20060273375A1 (en) | 1997-01-29 | 2006-07-05 | Transistor with nanocrystalline silicon gate structure |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/790,500 US5852306A (en) | 1997-01-29 | 1997-01-29 | Flash memory with nanocrystalline silicon film floating gate |
US09/145,722 US6407424B2 (en) | 1997-01-29 | 1998-09-02 | Flash memory with nanocrystalline silicon film floating gate |
US10/176,425 US6574144B2 (en) | 1997-01-29 | 2002-06-18 | Flash memory with nanocrystalline silicon film coating gate |
US10/453,324 US6912158B2 (en) | 1997-01-29 | 2003-06-03 | Transistor with nanocrystalline silicon gate structure |
US11/028,475 US7110299B2 (en) | 1997-01-29 | 2005-01-03 | Transistor with nanocrystalline silicon gate structure |
US11/428,770 US20060273375A1 (en) | 1997-01-29 | 2006-07-05 | Transistor with nanocrystalline silicon gate structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/028,475 Continuation US7110299B2 (en) | 1997-01-29 | 2005-01-03 | Transistor with nanocrystalline silicon gate structure |
Publications (1)
Publication Number | Publication Date |
---|---|
US20060273375A1 true US20060273375A1 (en) | 2006-12-07 |
Family
ID=25150869
Family Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/790,500 Expired - Lifetime US5852306A (en) | 1997-01-29 | 1997-01-29 | Flash memory with nanocrystalline silicon film floating gate |
US09/145,721 Expired - Fee Related US6300193B1 (en) | 1997-01-29 | 1998-09-02 | Flash memory with nanocrystalline silicon film floating gate |
US09/145,722 Expired - Lifetime US6407424B2 (en) | 1997-01-29 | 1998-09-02 | Flash memory with nanocrystalline silicon film floating gate |
US10/176,425 Expired - Lifetime US6574144B2 (en) | 1997-01-29 | 2002-06-18 | Flash memory with nanocrystalline silicon film coating gate |
US10/453,324 Expired - Fee Related US6912158B2 (en) | 1997-01-29 | 2003-06-03 | Transistor with nanocrystalline silicon gate structure |
US11/028,475 Expired - Fee Related US7110299B2 (en) | 1997-01-29 | 2005-01-03 | Transistor with nanocrystalline silicon gate structure |
US11/428,770 Abandoned US20060273375A1 (en) | 1997-01-29 | 2006-07-05 | Transistor with nanocrystalline silicon gate structure |
Family Applications Before (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/790,500 Expired - Lifetime US5852306A (en) | 1997-01-29 | 1997-01-29 | Flash memory with nanocrystalline silicon film floating gate |
US09/145,721 Expired - Fee Related US6300193B1 (en) | 1997-01-29 | 1998-09-02 | Flash memory with nanocrystalline silicon film floating gate |
US09/145,722 Expired - Lifetime US6407424B2 (en) | 1997-01-29 | 1998-09-02 | Flash memory with nanocrystalline silicon film floating gate |
US10/176,425 Expired - Lifetime US6574144B2 (en) | 1997-01-29 | 2002-06-18 | Flash memory with nanocrystalline silicon film coating gate |
US10/453,324 Expired - Fee Related US6912158B2 (en) | 1997-01-29 | 2003-06-03 | Transistor with nanocrystalline silicon gate structure |
US11/028,475 Expired - Fee Related US7110299B2 (en) | 1997-01-29 | 2005-01-03 | Transistor with nanocrystalline silicon gate structure |
Country Status (1)
Country | Link |
---|---|
US (7) | US5852306A (en) |
Families Citing this family (169)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5655961A (en) | 1994-10-12 | 1997-08-12 | Acres Gaming, Inc. | Method for operating networked gaming devices |
US5852306A (en) | 1997-01-29 | 1998-12-22 | Micron Technology, Inc. | Flash memory with nanocrystalline silicon film floating gate |
US5850064A (en) * | 1997-04-11 | 1998-12-15 | Starfire Electronics Development & Marketing, Ltd. | Method for photolytic liquid phase synthesis of silicon and germanium nanocrystalline materials |
US6054349A (en) * | 1997-06-12 | 2000-04-25 | Fujitsu Limited | Single-electron device including therein nanocrystals |
JP3727449B2 (en) * | 1997-09-30 | 2005-12-14 | シャープ株式会社 | Method for producing semiconductor nanocrystal |
JP3495889B2 (en) * | 1997-10-03 | 2004-02-09 | シャープ株式会社 | Semiconductor storage element |
JPH11214640A (en) * | 1998-01-28 | 1999-08-06 | Hitachi Ltd | Semiconductor memory element, semiconductor memory and control method thereof |
JP2000106401A (en) * | 1998-09-29 | 2000-04-11 | Sony Corp | Memory element, manufacture thereof and integrated circuit |
JP2000200842A (en) * | 1998-11-04 | 2000-07-18 | Sony Corp | Non-volatile semiconductor memory device, and manufacturing and wring method thereof |
US6548825B1 (en) * | 1999-06-04 | 2003-04-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device including barrier layer having dispersed particles |
US6141248A (en) * | 1999-07-29 | 2000-10-31 | Micron Technology, Inc. | DRAM and SRAM memory cells with repressed memory |
US6521958B1 (en) * | 1999-08-26 | 2003-02-18 | Micron Technology, Inc. | MOSFET technology for programmable address decode and correction |
US6743406B2 (en) * | 1999-10-22 | 2004-06-01 | The Board Of Trustees Of The University Of Illinois | Family of discretely sized silicon nanoparticles and method for producing the same |
US7429369B2 (en) * | 1999-10-22 | 2008-09-30 | The Board Of Trustees Of The University Of Illinois | Silicon nanoparticle nanotubes and method for making the same |
US6585947B1 (en) * | 1999-10-22 | 2003-07-01 | The Board Of Trustess Of The University Of Illinois | Method for producing silicon nanoparticles |
US6984842B1 (en) * | 1999-10-25 | 2006-01-10 | The Board Of Trustees Of The University Of Illinois | Silicon nanoparticle field effect transistor and transistor memory device |
US6172905B1 (en) * | 2000-02-01 | 2001-01-09 | Motorola, Inc. | Method of operating a semiconductor device |
US6384448B1 (en) * | 2000-02-28 | 2002-05-07 | Micron Technology, Inc. | P-channel dynamic flash memory cells with ultrathin tunnel oxides |
US6605961B1 (en) | 2000-02-29 | 2003-08-12 | Micron Technology, Inc. | Low voltage PLA's with ultrathin tunnel oxides |
US6351428B2 (en) | 2000-02-29 | 2002-02-26 | Micron Technology, Inc. | Programmable low voltage decode circuits with ultra-thin tunnel oxides |
US6639835B2 (en) | 2000-02-29 | 2003-10-28 | Micron Technology, Inc. | Static NVRAM with ultra thin tunnel oxides |
GB2364823A (en) * | 2000-07-12 | 2002-02-06 | Seiko Epson Corp | TFT memory device having gate insulator with charge-trapping granules |
KR100455282B1 (en) * | 2001-01-11 | 2004-11-08 | 삼성전자주식회사 | Memory device comprising single transistor having functions of RAM and ROM and methods for operating and manufacturing the same |
DE10104193A1 (en) * | 2001-01-31 | 2002-08-01 | Max Planck Gesellschaft | Method for producing a semiconductor structure with silicon clusters and / or nanocrystals and a semiconductor structure of this type |
US6674667B2 (en) * | 2001-02-13 | 2004-01-06 | Micron Technology, Inc. | Programmable fuse and antifuse and method therefor |
JP2002280465A (en) * | 2001-03-19 | 2002-09-27 | Sony Corp | Nonvolatile semiconductor memory and its fabricating method |
US6531731B2 (en) * | 2001-06-15 | 2003-03-11 | Motorola, Inc. | Integration of two memory types on the same integrated circuit |
US8618595B2 (en) * | 2001-07-02 | 2013-12-31 | Merck Patent Gmbh | Applications of light-emitting nanoparticles |
US6846565B2 (en) | 2001-07-02 | 2005-01-25 | Board Of Regents, The University Of Texas System | Light-emitting nanoparticles and method of making same |
US6918946B2 (en) * | 2001-07-02 | 2005-07-19 | Board Of Regents, The University Of Texas System | Applications of light-emitting nanoparticles |
US6963103B2 (en) | 2001-08-30 | 2005-11-08 | Micron Technology, Inc. | SRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators |
US7135734B2 (en) | 2001-08-30 | 2006-11-14 | Micron Technology, Inc. | Graded composition metal oxide tunnel barrier interpoly insulators |
US6778441B2 (en) * | 2001-08-30 | 2004-08-17 | Micron Technology, Inc. | Integrated circuit memory device and method |
US6586797B2 (en) | 2001-08-30 | 2003-07-01 | Micron Technology, Inc. | Graded composition gate insulators to reduce tunneling barriers in flash memory devices |
US7042043B2 (en) * | 2001-08-30 | 2006-05-09 | Micron Technology, Inc. | Programmable array logic or memory devices with asymmetrical tunnel barriers |
US7476925B2 (en) | 2001-08-30 | 2009-01-13 | Micron Technology, Inc. | Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interploy insulators |
US7075829B2 (en) | 2001-08-30 | 2006-07-11 | Micron Technology, Inc. | Programmable memory address and decode circuits with low tunnel barrier interpoly insulators |
US7012297B2 (en) * | 2001-08-30 | 2006-03-14 | Micron Technology, Inc. | Scalable flash/NV structures and devices with extended endurance |
US6754108B2 (en) | 2001-08-30 | 2004-06-22 | Micron Technology, Inc. | DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators |
US7087954B2 (en) | 2001-08-30 | 2006-08-08 | Micron Technology, Inc. | In service programmable logic arrays with low tunnel barrier interpoly insulators |
US7132711B2 (en) | 2001-08-30 | 2006-11-07 | Micron Technology, Inc. | Programmable array logic or memory with p-channel devices and asymmetrical tunnel barriers |
US7068544B2 (en) | 2001-08-30 | 2006-06-27 | Micron Technology, Inc. | Flash memory with low tunnel barrier interpoly insulators |
US6656792B2 (en) * | 2001-10-19 | 2003-12-02 | Chartered Semiconductor Manufacturing Ltd | Nanocrystal flash memory device and manufacturing method therefor |
US6992298B2 (en) * | 2001-11-21 | 2006-01-31 | The Board Of Trustees Of The University Of Illinois | Coated spherical silicon nanoparticle thin film UV detector with UV response and method of making |
US6953730B2 (en) | 2001-12-20 | 2005-10-11 | Micron Technology, Inc. | Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics |
KR100459895B1 (en) * | 2002-02-09 | 2004-12-04 | 삼성전자주식회사 | Memory device with quantum dot and method of manufacturing the same |
US6784480B2 (en) * | 2002-02-12 | 2004-08-31 | Micron Technology, Inc. | Asymmetric band-gap engineered nonvolatile memory device |
US7049625B2 (en) * | 2002-03-18 | 2006-05-23 | Max-Planck-Gesellschaft Zur Fonderung Der Wissenschaften E.V. | Field effect transistor memory cell, memory device and method for manufacturing a field effect transistor memory cell |
JP4014431B2 (en) * | 2002-03-27 | 2007-11-28 | 富士通株式会社 | Semiconductor memory device and manufacturing method of semiconductor memory device |
US6760245B2 (en) * | 2002-05-01 | 2004-07-06 | Hewlett-Packard Development Company, L.P. | Molecular wire crossbar flash memory |
US7105425B1 (en) * | 2002-05-16 | 2006-09-12 | Advanced Micro Devices, Inc. | Single electron devices formed by laser thermal annealing |
US6795348B2 (en) * | 2002-05-29 | 2004-09-21 | Micron Technology, Inc. | Method and apparatus for erasing flash memory |
US7115949B2 (en) * | 2002-05-30 | 2006-10-03 | Freescale Semiconductor, Inc. | Method of forming a semiconductor device in a semiconductor layer and structure thereof |
US6970239B2 (en) * | 2002-06-12 | 2005-11-29 | Intel Corporation | Metal coated nanocrystalline silicon as an active surface enhanced Raman spectroscopy (SERS) substrate |
US7361313B2 (en) * | 2003-02-18 | 2008-04-22 | Intel Corporation | Methods for uniform metal impregnation into a nanoporous material |
US6989897B2 (en) * | 2002-06-12 | 2006-01-24 | Intel Corporation | Metal coated nanocrystalline silicon as an active surface enhanced Raman spectroscopy (SERS) substrate |
US7121474B2 (en) * | 2002-06-18 | 2006-10-17 | Intel Corporation | Electro-optical nanocrystal memory device |
US6888739B2 (en) | 2002-06-21 | 2005-05-03 | Micron Technology Inc. | Nanocrystal write once read only memory for archival storage |
US7193893B2 (en) | 2002-06-21 | 2007-03-20 | Micron Technology, Inc. | Write once read only memory employing floating gates |
US6996009B2 (en) | 2002-06-21 | 2006-02-07 | Micron Technology, Inc. | NOR flash memory cell with high storage density |
US6970370B2 (en) | 2002-06-21 | 2005-11-29 | Micron Technology, Inc. | Ferroelectric write once read only memory for archival storage |
US6804136B2 (en) | 2002-06-21 | 2004-10-12 | Micron Technology, Inc. | Write once read only memory employing charge trapping in insulators |
US7154140B2 (en) | 2002-06-21 | 2006-12-26 | Micron Technology, Inc. | Write once read only memory with large work function floating gates |
US7221017B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide-conductor nanolaminates |
US7847344B2 (en) | 2002-07-08 | 2010-12-07 | Micron Technology, Inc. | Memory utilizing oxide-nitride nanolaminates |
US7221586B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide nanolaminates |
US6690059B1 (en) | 2002-08-22 | 2004-02-10 | Atmel Corporation | Nanocrystal electron device |
US6784483B2 (en) * | 2002-09-04 | 2004-08-31 | Macronix International Co., Ltd. | Method for preventing hole and electron movement in NROM devices |
KR100446632B1 (en) * | 2002-10-14 | 2004-09-04 | 삼성전자주식회사 | Nonvolatile Silicon/Oxide/Nitride/Silicon/ Nitride/Oxide/ Silicon memory |
US6908833B1 (en) * | 2003-02-14 | 2005-06-21 | National Semiconductor Corporation | Shallow self isolated doped implanted silicon process |
US7022571B2 (en) * | 2003-05-01 | 2006-04-04 | United Microelectronics Corp. | Quantum structure and forming method of the same |
US7297634B2 (en) * | 2003-06-06 | 2007-11-20 | Marvell World Trade Ltd. | Method and apparatus for semiconductor device and semiconductor memory device |
US7759719B2 (en) * | 2004-07-01 | 2010-07-20 | Chih-Hsin Wang | Electrically alterable memory cell |
US7613041B2 (en) * | 2003-06-06 | 2009-11-03 | Chih-Hsin Wang | Methods for operating semiconductor device and semiconductor memory device |
US7550800B2 (en) | 2003-06-06 | 2009-06-23 | Chih-Hsin Wang | Method and apparatus transporting charges in semiconductor device and semiconductor memory device |
US7045851B2 (en) * | 2003-06-20 | 2006-05-16 | International Business Machines Corporation | Nonvolatile memory device using semiconductor nanocrystals and method of forming same |
DE10336876B4 (en) * | 2003-08-11 | 2006-08-24 | Infineon Technologies Ag | Memory cell with nanocrystals or nanodots and process for their preparation |
US6903361B2 (en) * | 2003-09-17 | 2005-06-07 | Micron Technology, Inc. | Non-volatile memory structure |
KR100499151B1 (en) * | 2003-10-29 | 2005-07-04 | 삼성전자주식회사 | Nonvolatile memory device and method of manufacturing the same |
US7232774B2 (en) * | 2004-01-20 | 2007-06-19 | International Business Machines Corporation | Polycrystalline silicon layer with nano-grain structure and method of manufacture |
US6991984B2 (en) * | 2004-01-27 | 2006-01-31 | Freescale Semiconductor, Inc. | Method for forming a memory structure using a modified surface topography and structure thereof |
KR100601943B1 (en) * | 2004-03-04 | 2006-07-14 | 삼성전자주식회사 | Method of manufacturing memory device comprising gate having uniformly distributed silicon nano dots |
US7301172B2 (en) * | 2004-04-07 | 2007-11-27 | California Institute Of Technology | Sequentially charged nanocrystal light emitting device |
US7459015B2 (en) * | 2004-04-16 | 2008-12-02 | Birla Research Institute For Applied Sciences | Process for the preparation of a cellulose solution for spinning of fibres, filaments or films therefrom |
US20050242387A1 (en) * | 2004-04-29 | 2005-11-03 | Micron Technology, Inc. | Flash memory device having a graded composition, high dielectric constant gate insulator |
US7504663B2 (en) * | 2004-05-28 | 2009-03-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device with a floating gate electrode that includes a plurality of particles |
US7776758B2 (en) | 2004-06-08 | 2010-08-17 | Nanosys, Inc. | Methods and devices for forming nanostructure monolayers and devices including such monolayers |
US7968273B2 (en) | 2004-06-08 | 2011-06-28 | Nanosys, Inc. | Methods and devices for forming nanostructure monolayers and devices including such monolayers |
US7335556B2 (en) * | 2004-06-14 | 2008-02-26 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device |
US20080203464A1 (en) * | 2004-07-01 | 2008-08-28 | Chih-Hsin Wang | Electrically alterable non-volatile memory and array |
US7153741B2 (en) * | 2004-07-07 | 2006-12-26 | Micron Technology, Inc. | Use of selective epitaxial silicon growth in formation of floating gates |
US7265036B2 (en) * | 2004-07-23 | 2007-09-04 | Applied Materials, Inc. | Deposition of nano-crystal silicon using a single wafer chamber |
US7160775B2 (en) * | 2004-08-06 | 2007-01-09 | Freescale Semiconductor, Inc. | Method of discharging a semiconductor device |
US20060046383A1 (en) * | 2004-09-02 | 2006-03-02 | Shenlin Chen | Method for forming a nanocrystal floating gate for a flash memory device |
US7301197B2 (en) * | 2004-09-21 | 2007-11-27 | Atmel Corporation | Non-volatile nanocrystal memory transistors using low voltage impact ionization |
US7806988B2 (en) * | 2004-09-28 | 2010-10-05 | Micron Technology, Inc. | Method to address carbon incorporation in an interpoly oxide |
US7518179B2 (en) * | 2004-10-08 | 2009-04-14 | Freescale Semiconductor, Inc. | Virtual ground memory array and method therefor |
US7355238B2 (en) * | 2004-12-06 | 2008-04-08 | Asahi Glass Company, Limited | Nonvolatile semiconductor memory device having nanoparticles for charge retention |
US20060140009A1 (en) * | 2004-12-23 | 2006-06-29 | Bohumil Lojek | Programming method for nanocrystal memory device |
KR100682932B1 (en) * | 2005-02-16 | 2007-02-15 | 삼성전자주식회사 | Nonvolatile memory device and fabrication method of the same |
US20090039417A1 (en) * | 2005-02-17 | 2009-02-12 | National University Of Singapore | Nonvolatile Flash Memory Device and Method for Producing Dielectric Oxide Nanodots on Silicon Dioxide |
US8330202B2 (en) * | 2005-02-23 | 2012-12-11 | Micron Technology, Inc. | Germanium-silicon-carbide floating gates in memories |
US7309650B1 (en) | 2005-02-24 | 2007-12-18 | Spansion Llc | Memory device having a nanocrystal charge storage region and method |
KR20060095819A (en) * | 2005-02-28 | 2006-09-04 | 삼성전자주식회사 | Semiconductor memory device using metal nitride as trap site and method of manufacturing the same |
US20060213779A1 (en) * | 2005-03-23 | 2006-09-28 | The Board Of Trustees Of The University Of Illinois And The University Of Jordan | Silicon nanoparticle formation by electrodeposition from silicate |
WO2006112793A1 (en) * | 2005-04-20 | 2006-10-26 | National University Of Singapore | Nonvolatile flash memory device and method for producing the same |
JP5009549B2 (en) * | 2005-04-22 | 2012-08-22 | エスケーハイニックス株式会社 | Method for manufacturing flash memory device |
KR100719695B1 (en) | 2005-04-22 | 2007-05-18 | 주식회사 하이닉스반도체 | Method of manufacturing flash memory device |
US7335594B1 (en) | 2005-04-27 | 2008-02-26 | Spansion Llc | Method for manufacturing a memory device having a nanocrystal charge storage region |
US7378310B1 (en) | 2005-04-27 | 2008-05-27 | Spansion Llc | Method for manufacturing a memory device having a nanocrystal charge storage region |
US7662729B2 (en) | 2005-04-28 | 2010-02-16 | Micron Technology, Inc. | Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer |
KR100766229B1 (en) * | 2005-05-30 | 2007-10-10 | 주식회사 하이닉스반도체 | Method of manufacturing a flash memory device |
US7173304B2 (en) * | 2005-06-06 | 2007-02-06 | Micron Technology, Inc. | Method of manufacturing devices comprising conductive nano-dots, and devices comprising same |
EP1896805A4 (en) | 2005-06-14 | 2010-03-31 | Steven M Ebstein | Applications of laser-processed substrate for molecular diagnostics |
US8184284B2 (en) * | 2005-06-14 | 2012-05-22 | Ebstein Steven M | Laser-processed substrate for molecular diagnostics |
US7411244B2 (en) | 2005-06-28 | 2008-08-12 | Chih-Hsin Wang | Low power electrically alterable nonvolatile memory cells and arrays |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US7262997B2 (en) | 2005-07-25 | 2007-08-28 | Freescale Semiconductor, Inc. | Process for operating an electronic device including a memory array and conductive lines |
US7619275B2 (en) * | 2005-07-25 | 2009-11-17 | Freescale Semiconductor, Inc. | Process for forming an electronic device including discontinuous storage elements |
US7642594B2 (en) | 2005-07-25 | 2010-01-05 | Freescale Semiconductor, Inc | Electronic device including gate lines, bit lines, or a combination thereof |
US7582929B2 (en) * | 2005-07-25 | 2009-09-01 | Freescale Semiconductor, Inc | Electronic device including discontinuous storage elements |
US7394686B2 (en) * | 2005-07-25 | 2008-07-01 | Freescale Semiconductor, Inc. | Programmable structure including discontinuous storage elements and spacer control gates in a trench |
US7112490B1 (en) * | 2005-07-25 | 2006-09-26 | Freescale Semiconductor, Inc. | Hot carrier injection programmable structure including discontinuous storage elements and spacer control gates in a trench |
US7619270B2 (en) * | 2005-07-25 | 2009-11-17 | Freescale Semiconductor, Inc. | Electronic device including discontinuous storage elements |
KR100719047B1 (en) | 2005-12-19 | 2007-05-16 | 한양대학교 산학협력단 | Multilevel nonvolatile flash memory device using self-assembled multiple-stacked nanoparticle layers embedded in polymer thin films as floating gates, method for fabricating it and method for controlling write/read operation of it |
US7615446B2 (en) * | 2005-10-13 | 2009-11-10 | Samsung Electronics Co., Ltd. | Charge trap flash memory device, fabrication method thereof, and write/read operation control method thereof |
US7525147B2 (en) * | 2005-11-09 | 2009-04-28 | Nanyang Technological University | Memory structure |
KR100690925B1 (en) * | 2005-12-01 | 2007-03-09 | 삼성전자주식회사 | Nano crystal nonvolatile semiconductor integrated circuit device and fabrication method thereof |
US7709402B2 (en) | 2006-02-16 | 2010-05-04 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
KR100735534B1 (en) * | 2006-04-04 | 2007-07-04 | 삼성전자주식회사 | Nano crystal nonvolatile semiconductor integrated circuit device and fabrication method thereof |
KR100742720B1 (en) * | 2006-06-07 | 2007-07-25 | 한양대학교 산학협력단 | The fabrication method of nanoparticles by chemical curing |
US7667260B2 (en) * | 2006-08-09 | 2010-02-23 | Micron Technology, Inc. | Nanoscale floating gate and methods of formation |
US7927660B2 (en) * | 2006-08-21 | 2011-04-19 | Macronix International Co., Ltd. | Method of manufacturing nano-crystalline silicon dot layer |
KR100836426B1 (en) * | 2006-11-24 | 2008-06-09 | 삼성에스디아이 주식회사 | Non-Volatile Memory Device and fabrication method thereof and apparatus of memory including thereof |
KR100787771B1 (en) | 2006-12-22 | 2007-12-24 | 동부일렉트로닉스 주식회사 | Forming method of gate electrode for flash memory device and structure thereby |
US20080191193A1 (en) * | 2007-01-22 | 2008-08-14 | Xuegeng Li | In situ modification of group iv nanoparticles using gas phase nanoparticle reactors |
US7838922B2 (en) * | 2007-01-24 | 2010-11-23 | Freescale Semiconductor, Inc. | Electronic device including trenches and discontinuous storage elements |
US7572699B2 (en) * | 2007-01-24 | 2009-08-11 | Freescale Semiconductor, Inc | Process of forming an electronic device including fins and discontinuous storage elements |
US7651916B2 (en) * | 2007-01-24 | 2010-01-26 | Freescale Semiconductor, Inc | Electronic device including trenches and discontinuous storage elements and processes of forming and using the same |
KR100874944B1 (en) * | 2007-02-02 | 2008-12-19 | 삼성전자주식회사 | Method for manufacturing semiconductor memory device and semiconductor memory device |
US20080246101A1 (en) * | 2007-04-05 | 2008-10-09 | Applied Materials Inc. | Method of poly-silicon grain structure formation |
US7759237B2 (en) | 2007-06-28 | 2010-07-20 | Micron Technology, Inc. | Method of forming lutetium and lanthanum dielectric structures |
US8968438B2 (en) * | 2007-07-10 | 2015-03-03 | Innovalight, Inc. | Methods and apparatus for the in situ collection of nucleated particles |
US8471170B2 (en) | 2007-07-10 | 2013-06-25 | Innovalight, Inc. | Methods and apparatus for the production of group IV nanoparticles in a flow-through plasma reactor |
WO2009014707A2 (en) * | 2007-07-23 | 2009-01-29 | Qd Vision, Inc. | Quantum dot light enhancement substrate and lighting device including same |
FR2919427B1 (en) * | 2007-07-26 | 2010-12-03 | Soitec Silicon On Insulator | STRUCTURE A RESERVOIR OF LOADS. |
US8072023B1 (en) | 2007-11-12 | 2011-12-06 | Marvell International Ltd. | Isolation for non-volatile memory cell array |
US8120088B1 (en) | 2007-12-07 | 2012-02-21 | Marvell International Ltd. | Non-volatile memory cell and array |
US8193055B1 (en) * | 2007-12-18 | 2012-06-05 | Sandisk Technologies Inc. | Method of forming memory with floating gates including self-aligned metal nanodots using a polymer solution |
US7723186B2 (en) * | 2007-12-18 | 2010-05-25 | Sandisk Corporation | Method of forming memory with floating gates including self-aligned metal nanodots using a coupling layer |
WO2009137053A1 (en) | 2008-05-06 | 2009-11-12 | Qd Vision, Inc. | Optical components, systems including an optical component, and devices |
EP2297762B1 (en) | 2008-05-06 | 2017-03-15 | Samsung Electronics Co., Ltd. | Solid state lighting devices including quantum confined semiconductor nanoparticles |
US9207385B2 (en) | 2008-05-06 | 2015-12-08 | Qd Vision, Inc. | Lighting systems and devices including same |
US7859040B2 (en) * | 2008-07-10 | 2010-12-28 | Seagate Technology Llc | Non-volatile memory |
TWI376773B (en) * | 2008-07-17 | 2012-11-11 | Au Optronics Corp | Method for manufacturing non-volatile memory and structure threrof |
KR101869923B1 (en) | 2009-08-14 | 2018-07-20 | 삼성전자주식회사 | Lighting devices, an optical component for a lighting device, and methods |
CN102024756A (en) * | 2009-09-18 | 2011-04-20 | 中芯国际集成电路制造(上海)有限公司 | Method for forming nanometer crystalline silicon structure used for manufacturing integrated circuit devices |
US8536039B2 (en) * | 2010-03-25 | 2013-09-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nano-crystal gate structure for non-volatile memory |
US20130294180A1 (en) | 2011-01-13 | 2013-11-07 | Ramot at Tel-Avlv University Ltd. | Charge storage organic memory system |
US9029936B2 (en) | 2012-07-02 | 2015-05-12 | Sandisk Technologies Inc. | Non-volatile memory structure containing nanodots and continuous metal layer charge traps and method of making thereof |
US8823075B2 (en) | 2012-11-30 | 2014-09-02 | Sandisk Technologies Inc. | Select gate formation for nanodot flat cell |
US8987802B2 (en) * | 2013-02-28 | 2015-03-24 | Sandisk Technologies Inc. | Method for using nanoparticles to make uniform discrete floating gate layer |
US9331181B2 (en) | 2013-03-11 | 2016-05-03 | Sandisk Technologies Inc. | Nanodot enhanced hybrid floating gate for non-volatile memory devices |
US9177808B2 (en) | 2013-05-21 | 2015-11-03 | Sandisk Technologies Inc. | Memory device with control gate oxygen diffusion control and method of making thereof |
US8969153B2 (en) | 2013-07-01 | 2015-03-03 | Sandisk Technologies Inc. | NAND string containing self-aligned control gate sidewall cladding |
US10497560B2 (en) | 2014-04-25 | 2019-12-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Uniformity control for Si dot size in flash memory |
US9577077B2 (en) | 2014-04-25 | 2017-02-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Well controlled conductive dot size in flash memory |
US9401434B2 (en) | 2014-09-18 | 2016-07-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | E-flash cell band engineering for erasing speed enhancement |
US9929007B2 (en) | 2014-12-26 | 2018-03-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | e-Flash Si dot nitrogen passivation for trap reduction |
Citations (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4507673A (en) * | 1979-10-13 | 1985-03-26 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor memory device |
US4688078A (en) * | 1982-09-30 | 1987-08-18 | Ning Hseih | Partially relaxable composite dielectric structure |
US4769686A (en) * | 1983-04-01 | 1988-09-06 | Hitachi, Ltd. | Semiconductor device |
US4893273A (en) * | 1985-03-28 | 1990-01-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device for storing image data |
US4939559A (en) * | 1981-12-14 | 1990-07-03 | International Business Machines Corporation | Dual electron injector structures using a conductive oxide between injectors |
US5021999A (en) * | 1987-12-17 | 1991-06-04 | Mitsubishi Denki Kabushiki Kaisha | Non-volatile semiconductor memory device with facility of storing tri-level data |
US5027171A (en) * | 1989-08-28 | 1991-06-25 | The United States Of America As Represented By The Secretary Of The Navy | Dual polarity floating gate MOS analog memory device |
US5111430A (en) * | 1989-06-22 | 1992-05-05 | Nippon Telegraph And Telephone Corporation | Non-volatile memory with hot carriers transmitted to floating gate through control gate |
US5253196A (en) * | 1991-01-09 | 1993-10-12 | The United States Of America As Represented By The Secretary Of The Navy | MOS analog memory with injection capacitors |
US5260593A (en) * | 1991-12-10 | 1993-11-09 | Micron Technology, Inc. | Semiconductor floating gate device having improved channel-floating gate interaction |
US5293560A (en) * | 1988-06-08 | 1994-03-08 | Eliyahou Harari | Multi-state flash EEPROM system using incremental programing and erasing methods |
US5295095A (en) * | 1991-08-22 | 1994-03-15 | Lattice Semiconductor Corporation | Method of programming electrically erasable programmable read-only memory using particular substrate bias |
US5317535A (en) * | 1992-06-19 | 1994-05-31 | Intel Corporation | Gate/source disturb protection for sixteen-bit flash EEPROM memory arrays |
US5357134A (en) * | 1991-10-31 | 1994-10-18 | Rohm Co., Ltd. | Nonvolatile semiconductor device having charge trap film containing silicon crystal grains |
US5369040A (en) * | 1992-05-18 | 1994-11-29 | Westinghouse Electric Corporation | Method of making transparent polysilicon gate for imaging arrays |
US5388069A (en) * | 1992-03-19 | 1995-02-07 | Fujitsu Limited | Nonvolatile semiconductor memory device for preventing erroneous operation caused by over-erase phenomenon |
US5418743A (en) * | 1992-12-07 | 1995-05-23 | Nippon Steel Corporation | Method of writing into non-volatile semiconductor memory |
US5424993A (en) * | 1993-11-15 | 1995-06-13 | Micron Technology, Inc. | Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory device |
US5430670A (en) * | 1993-11-08 | 1995-07-04 | Elantec, Inc. | Differential analog memory cell and method for adjusting same |
US5434815A (en) * | 1994-01-19 | 1995-07-18 | Atmel Corporation | Stress reduction for non-volatile memory cell |
US5438544A (en) * | 1993-03-19 | 1995-08-01 | Fujitsu Limited | Non-volatile semiconductor memory device with function of bringing memory cell transistors to overerased state, and method of writing data in the device |
US5444303A (en) * | 1994-08-10 | 1995-08-22 | Motorola, Inc. | Wire bond pad arrangement having improved pad density |
US5449941A (en) * | 1991-10-29 | 1995-09-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device |
US5465249A (en) * | 1991-11-26 | 1995-11-07 | Cree Research, Inc. | Nonvolatile random access memory device having transistor and capacitor made in silicon carbide substrate |
US5467306A (en) * | 1993-10-04 | 1995-11-14 | Texas Instruments Incorporated | Method of using source bias to increase threshold voltages and/or to correct for over-erasure of flash eproms |
US5477485A (en) * | 1995-02-22 | 1995-12-19 | National Semiconductor Corporation | Method for programming a single EPROM or FLASH memory cell to store multiple levels of data that utilizes a floating substrate |
US5485422A (en) * | 1994-06-02 | 1996-01-16 | Intel Corporation | Drain bias multiplexing for multiple bit flash cell |
US5493140A (en) * | 1993-07-05 | 1996-02-20 | Sharp Kabushiki Kaisha | Nonvolatile memory cell and method of producing the same |
US5508543A (en) * | 1994-04-29 | 1996-04-16 | International Business Machines Corporation | Low voltage memory |
US5511020A (en) * | 1993-11-23 | 1996-04-23 | Monolithic System Technology, Inc. | Pseudo-nonvolatile memory incorporating data refresh operation |
US5530581A (en) * | 1995-05-31 | 1996-06-25 | Eic Laboratories, Inc. | Protective overlayer material and electro-optical coating using same |
US5580380A (en) * | 1991-12-20 | 1996-12-03 | North Carolina State University | Method for forming a diamond coated field emitter and device produced thereby |
US5627781A (en) * | 1994-11-11 | 1997-05-06 | Sony Corporation | Nonvolatile semiconductor memory |
US5670790A (en) * | 1995-09-21 | 1997-09-23 | Kabushikik Kaisha Toshiba | Electronic device |
US5714766A (en) * | 1995-09-29 | 1998-02-03 | International Business Machines Corporation | Nano-structure memory device |
US5726070A (en) * | 1995-09-06 | 1998-03-10 | United Microelectronics Corporation | Silicon-rich tunnel oxide formed by oxygen implantation for flash EEPROM |
US5740104A (en) * | 1997-01-29 | 1998-04-14 | Micron Technology, Inc. | Multi-state flash memory cell and method for programming single electron differences |
US5754477A (en) * | 1997-01-29 | 1998-05-19 | Micron Technology, Inc. | Differential flash memory cell and method for programming |
US5801401A (en) * | 1997-01-29 | 1998-09-01 | Micron Technology, Inc. | Flash memory with microcrystalline silicon carbide film floating gate |
US5852306A (en) * | 1997-01-29 | 1998-12-22 | Micron Technology, Inc. | Flash memory with nanocrystalline silicon film floating gate |
US6114722A (en) * | 1995-09-29 | 2000-09-05 | Intel Corporation | Microcrystalline silicon structure and fabrication process |
US6297095B1 (en) * | 2000-06-16 | 2001-10-02 | Motorola, Inc. | Memory device that includes passivated nanoclusters and method for manufacture |
US6344403B1 (en) * | 2000-06-16 | 2002-02-05 | Motorola, Inc. | Memory device and method for manufacture |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5296560A (en) | 1990-07-03 | 1994-03-22 | Exxon Chemical Patents Inc. | Ashless dispersants |
DE4221669A1 (en) | 1992-07-02 | 1994-01-13 | Raymond A & Cie | Cover unit for steering column through a motor vehicle partition |
-
1997
- 1997-01-29 US US08/790,500 patent/US5852306A/en not_active Expired - Lifetime
-
1998
- 1998-09-02 US US09/145,721 patent/US6300193B1/en not_active Expired - Fee Related
- 1998-09-02 US US09/145,722 patent/US6407424B2/en not_active Expired - Lifetime
-
2002
- 2002-06-18 US US10/176,425 patent/US6574144B2/en not_active Expired - Lifetime
-
2003
- 2003-06-03 US US10/453,324 patent/US6912158B2/en not_active Expired - Fee Related
-
2005
- 2005-01-03 US US11/028,475 patent/US7110299B2/en not_active Expired - Fee Related
-
2006
- 2006-07-05 US US11/428,770 patent/US20060273375A1/en not_active Abandoned
Patent Citations (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4507673A (en) * | 1979-10-13 | 1985-03-26 | Tokyo Shibaura Denki Kabushiki Kaisha | Semiconductor memory device |
US4939559A (en) * | 1981-12-14 | 1990-07-03 | International Business Machines Corporation | Dual electron injector structures using a conductive oxide between injectors |
US4688078A (en) * | 1982-09-30 | 1987-08-18 | Ning Hseih | Partially relaxable composite dielectric structure |
US4769686A (en) * | 1983-04-01 | 1988-09-06 | Hitachi, Ltd. | Semiconductor device |
US4893273A (en) * | 1985-03-28 | 1990-01-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device for storing image data |
US5021999A (en) * | 1987-12-17 | 1991-06-04 | Mitsubishi Denki Kabushiki Kaisha | Non-volatile semiconductor memory device with facility of storing tri-level data |
US5293560A (en) * | 1988-06-08 | 1994-03-08 | Eliyahou Harari | Multi-state flash EEPROM system using incremental programing and erasing methods |
US5111430A (en) * | 1989-06-22 | 1992-05-05 | Nippon Telegraph And Telephone Corporation | Non-volatile memory with hot carriers transmitted to floating gate through control gate |
US5027171A (en) * | 1989-08-28 | 1991-06-25 | The United States Of America As Represented By The Secretary Of The Navy | Dual polarity floating gate MOS analog memory device |
US5253196A (en) * | 1991-01-09 | 1993-10-12 | The United States Of America As Represented By The Secretary Of The Navy | MOS analog memory with injection capacitors |
US5295095A (en) * | 1991-08-22 | 1994-03-15 | Lattice Semiconductor Corporation | Method of programming electrically erasable programmable read-only memory using particular substrate bias |
US5629222A (en) * | 1991-10-29 | 1997-05-13 | Semiconductor Energy Laboratory Co., Ltd. | Method of forming semiconductor memory device by selectively forming an insulating film on the drain region |
US5449941A (en) * | 1991-10-29 | 1995-09-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device |
US5357134A (en) * | 1991-10-31 | 1994-10-18 | Rohm Co., Ltd. | Nonvolatile semiconductor device having charge trap film containing silicon crystal grains |
US5465249A (en) * | 1991-11-26 | 1995-11-07 | Cree Research, Inc. | Nonvolatile random access memory device having transistor and capacitor made in silicon carbide substrate |
US5260593A (en) * | 1991-12-10 | 1993-11-09 | Micron Technology, Inc. | Semiconductor floating gate device having improved channel-floating gate interaction |
US5580380A (en) * | 1991-12-20 | 1996-12-03 | North Carolina State University | Method for forming a diamond coated field emitter and device produced thereby |
US5388069A (en) * | 1992-03-19 | 1995-02-07 | Fujitsu Limited | Nonvolatile semiconductor memory device for preventing erroneous operation caused by over-erase phenomenon |
US5369040A (en) * | 1992-05-18 | 1994-11-29 | Westinghouse Electric Corporation | Method of making transparent polysilicon gate for imaging arrays |
US5317535A (en) * | 1992-06-19 | 1994-05-31 | Intel Corporation | Gate/source disturb protection for sixteen-bit flash EEPROM memory arrays |
US5418743A (en) * | 1992-12-07 | 1995-05-23 | Nippon Steel Corporation | Method of writing into non-volatile semiconductor memory |
US5438544A (en) * | 1993-03-19 | 1995-08-01 | Fujitsu Limited | Non-volatile semiconductor memory device with function of bringing memory cell transistors to overerased state, and method of writing data in the device |
US5493140A (en) * | 1993-07-05 | 1996-02-20 | Sharp Kabushiki Kaisha | Nonvolatile memory cell and method of producing the same |
US5467306A (en) * | 1993-10-04 | 1995-11-14 | Texas Instruments Incorporated | Method of using source bias to increase threshold voltages and/or to correct for over-erasure of flash eproms |
US5430670A (en) * | 1993-11-08 | 1995-07-04 | Elantec, Inc. | Differential analog memory cell and method for adjusting same |
US5424993A (en) * | 1993-11-15 | 1995-06-13 | Micron Technology, Inc. | Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory device |
US5511020A (en) * | 1993-11-23 | 1996-04-23 | Monolithic System Technology, Inc. | Pseudo-nonvolatile memory incorporating data refresh operation |
US5434815A (en) * | 1994-01-19 | 1995-07-18 | Atmel Corporation | Stress reduction for non-volatile memory cell |
US5508543A (en) * | 1994-04-29 | 1996-04-16 | International Business Machines Corporation | Low voltage memory |
US5485422A (en) * | 1994-06-02 | 1996-01-16 | Intel Corporation | Drain bias multiplexing for multiple bit flash cell |
US5444303A (en) * | 1994-08-10 | 1995-08-22 | Motorola, Inc. | Wire bond pad arrangement having improved pad density |
US5627781A (en) * | 1994-11-11 | 1997-05-06 | Sony Corporation | Nonvolatile semiconductor memory |
US5477485A (en) * | 1995-02-22 | 1995-12-19 | National Semiconductor Corporation | Method for programming a single EPROM or FLASH memory cell to store multiple levels of data that utilizes a floating substrate |
US5530581A (en) * | 1995-05-31 | 1996-06-25 | Eic Laboratories, Inc. | Protective overlayer material and electro-optical coating using same |
US5726070A (en) * | 1995-09-06 | 1998-03-10 | United Microelectronics Corporation | Silicon-rich tunnel oxide formed by oxygen implantation for flash EEPROM |
US5670790A (en) * | 1995-09-21 | 1997-09-23 | Kabushikik Kaisha Toshiba | Electronic device |
US5937295A (en) * | 1995-09-29 | 1999-08-10 | International Business Machines Corporation | Nano-structure memory device |
US6114722A (en) * | 1995-09-29 | 2000-09-05 | Intel Corporation | Microcrystalline silicon structure and fabrication process |
US5714766A (en) * | 1995-09-29 | 1998-02-03 | International Business Machines Corporation | Nano-structure memory device |
US5754477A (en) * | 1997-01-29 | 1998-05-19 | Micron Technology, Inc. | Differential flash memory cell and method for programming |
US5852306A (en) * | 1997-01-29 | 1998-12-22 | Micron Technology, Inc. | Flash memory with nanocrystalline silicon film floating gate |
US5801401A (en) * | 1997-01-29 | 1998-09-01 | Micron Technology, Inc. | Flash memory with microcrystalline silicon carbide film floating gate |
US5740104A (en) * | 1997-01-29 | 1998-04-14 | Micron Technology, Inc. | Multi-state flash memory cell and method for programming single electron differences |
US6300193B1 (en) * | 1997-01-29 | 2001-10-09 | Micron Technology, Inc. | Flash memory with nanocrystalline silicon film floating gate |
US6407424B2 (en) * | 1997-01-29 | 2002-06-18 | Micron Technology, Inc. | Flash memory with nanocrystalline silicon film floating gate |
US6912158B2 (en) * | 1997-01-29 | 2005-06-28 | Micron Technology, Inc. | Transistor with nanocrystalline silicon gate structure |
US6297095B1 (en) * | 2000-06-16 | 2001-10-02 | Motorola, Inc. | Memory device that includes passivated nanoclusters and method for manufacture |
US6344403B1 (en) * | 2000-06-16 | 2002-02-05 | Motorola, Inc. | Memory device and method for manufacture |
Also Published As
Publication number | Publication date |
---|---|
US6407424B2 (en) | 2002-06-18 |
US20020159292A1 (en) | 2002-10-31 |
US6912158B2 (en) | 2005-06-28 |
US6300193B1 (en) | 2001-10-09 |
US20020014655A1 (en) | 2002-02-07 |
US7110299B2 (en) | 2006-09-19 |
US20050146938A1 (en) | 2005-07-07 |
US5852306A (en) | 1998-12-22 |
US20030206445A1 (en) | 2003-11-06 |
US6574144B2 (en) | 2003-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6912158B2 (en) | Transistor with nanocrystalline silicon gate structure | |
US6166401A (en) | Flash memory with microcrystalline silicon carbide film floating gate | |
US6545314B2 (en) | Memory using insulator traps | |
US7154778B2 (en) | Nanocrystal write once read only memory for archival storage | |
US7120063B1 (en) | Flash memory cell and methods for programming and erasing | |
US7348237B2 (en) | NOR flash memory cell with high storage density | |
US7867850B2 (en) | Enhanced multi-bit non-volatile memory device with resonant tunnel barrier | |
US6828618B2 (en) | Split-gate thin-film storage NVM cell | |
US7154140B2 (en) | Write once read only memory with large work function floating gates | |
JP3004043B2 (en) | Nonvolatile semiconductor memory device | |
US6261904B1 (en) | Dual bit isolation scheme for flash devices | |
US7372098B2 (en) | Low power flash memory devices | |
US6329687B1 (en) | Two bit flash cell with two floating gate regions | |
JPH11186421A (en) | Non-volatile semiconductor storage device and its writing erasing method | |
US6355514B1 (en) | Dual bit isolation scheme for flash devices | |
JP2005184028A (en) | Nonvolatile storage element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: EXPRESSLY ABANDONED -- DURING EXAMINATION |