US20070045788A1 - Stacking semiconductor device and production method thereof - Google Patents

Stacking semiconductor device and production method thereof Download PDF

Info

Publication number
US20070045788A1
US20070045788A1 US11/468,181 US46818106A US2007045788A1 US 20070045788 A1 US20070045788 A1 US 20070045788A1 US 46818106 A US46818106 A US 46818106A US 2007045788 A1 US2007045788 A1 US 2007045788A1
Authority
US
United States
Prior art keywords
semiconductor device
layer
solder
thermosetting resin
stacking
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/468,181
Inventor
Takehiro Suzuki
Yasushi Takeuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Assigned to CANON KABUSHIKI KAISHA reassignment CANON KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SUZUKI, TAKEHIRO, TAKEUCHI, YASUSHI
Publication of US20070045788A1 publication Critical patent/US20070045788A1/en
Priority to US12/501,939 priority Critical patent/US7863101B2/en
Priority to US12/958,584 priority patent/US20110084405A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2901Shape
    • H01L2224/29012Shape in top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73253Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0652Bump or bump-like direct electrical connections from substrate to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06551Conductive connections on the side of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06572Auxiliary carrier between devices, the carrier having an electrical connection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1058Bump or bump-like electrical connections, e.g. balls, pillars, posts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/0781Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H01L2924/07811Extrinsic, i.e. with electrical conductive fillers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping

Definitions

  • the present invention relates to a stacking semiconductor device, in which semiconductor devices each having a semiconductor element provided thereon are stacked in at least two or more layers and three-dimensionally mounted, and a production method of the stacking semiconductor device.
  • the miniaturization of digital equipments such as a digital still camera and a digital camcorder
  • has advanced and three-dimensional mounting which enables respective components to be mounted in a more space-saving manner is drawing attention.
  • the three-dimensional mounting there have been known a stacked chip type in which semiconductor elements are stacked in two or more layers as a chip size package (CSP) and a ball grid array (BGA) and a stacking semiconductor device in which semiconductors are stacked in two or more layers.
  • CSP chip size package
  • BGA ball grid array
  • FIG. 7 shows a stacked chip type semiconductor package, and a large semiconductor element 52 and a small semiconductor element 53 are provided on a wiring board 51 by sequential stacking.
  • the wiring board 51 and the semiconductor elements 52 , 53 are electrically connected to each other by wire bonds 54 .
  • the semiconductor elements 52 , 53 and the wire bonds 54 are encapsulated with an encapsulant resin 55 .
  • FIG. 8 A general stacking semiconductor device is shown in FIG. 8 .
  • a semiconductor element 122 On a wiring board 121 is mounted a semiconductor element 122 via an ACF resin 124 .
  • a semiconductor device 102 On a semiconductor device 102 constituted by the wiring board 121 and the semiconductor element 122 , there is stacked a semiconductor device 103 , in which a wiring board 131 having a semiconductor element 132 mounted thereon is encapsulated with an encapsulant resin 133 .
  • a land 123 on a front surface of the semiconductor device 102 and a land 133 on a rear surface of the semiconductor device 103 are bonded to each other by an external connection terminal (solder ball) 111 . That is, the semiconductor device 102 and the semiconductor device 103 are electrically connected to each other by the solder ball 111 . Further, on a rear surface of the wiring board 121 are provided a plurality of lands 125 , and an external connection terminal (solder ball) 112 is attached to each of the lands 125 .
  • FIGS. 9A, 9B and 9 C are cross-sectional views which show the bonding steps of the semiconductor device 102 and semiconductor device 103 which constitute the stacking semiconductor device shown in FIG. 8 .
  • a flux 123 a is supplied onto the land 123 on the front surface of the semiconductor device 102 .
  • the semiconductor device 103 is mounted on the semiconductor device 102 via the solder balls 111 .
  • the solder balls 111 are bonded beforehand to the rear surface of the semiconductor device 103 .
  • the semiconductor device 103 With the semiconductor device 103 being mounted on the semiconductor device 102 , the semiconductor device 102 and the semiconductor device 103 are subjected to a reflow process, whereby the solder ball 111 and the land 123 are bonded to each other. Next, as shown in FIG. 9B , solder balls 112 are bonded to the rear surface of the semiconductor device 102 .
  • the stacking semiconductor device thus completed is mounted on a mother board 104 as shown in FIG. 9C .
  • FIGS. 10A, 10B and 10 C show a general semiconductor device in which a semiconductor element 122 is mounted on a wiring board 121 via an AFC resin 124 .
  • a semiconductor device warps in a convex manner with the semiconductor element 122 facing upward, as shown in FIG. 10A , due to differences in coefficient of linear expansion of the wiring board 121 , the ACF resin 124 and the semiconductor element 122 .
  • the warpage occurs due to differences in coefficient of thermal expansion generated when the semiconductor device 102 goes through a heating step during the production process thereof.
  • the amount of the warpage depends on the specifications of the respective constituent members. However, for example in a case where the thickness of the wiring board 121 is 0.4 to 0.5 mm, the thickness of the semiconductor element 122 is 0.1 to 0.2 mm and the size of the semiconductor device 102 is 10 to 15 mm, it has been confirmed that the wiring board 121 warps by about 40 to 50 ⁇ m.
  • the amount and direction of warpage of the wiring board 121 will vary depending on the heating temperature. That is, in a case where the wiring board 121 warps by 40 to 50 ⁇ m in the convex manner, as shown in FIG. 10A , at room temperature (23° C.), the wiring board 121 will warp by 20 to 30 ⁇ m in the reverse direction, i.e., in a concave manner as shown in FIG. 10C , at 220° C. which is a solder melting temperature.
  • FIGS. 11A, 11B and 11 C show the state of formation of a stacking semiconductor device 1 by bonding a semiconductor device 103 onto such a semiconductor device 102 .
  • the semiconductor device 103 is mounted on the semiconductor device 102 which warps by 40 to 50 ⁇ m in such a convex manner as to protrude toward the semiconductor element 122 side.
  • the wiring board 121 warps by 20 to 30 ⁇ m in a concave manner as shown in FIG. 11B .
  • the wiring board 121 will return to the convex shape shown in FIG. 11A .
  • the wiring board 121 will come to have a shape of letter W as shown in FIG. 11C .
  • the stacking semiconductor device 1 having such a shape will pose the problem of co-planarity in the step of mounting on a mother board to generate bonding failures.
  • the semiconductor device 102 when heat is applied to the wiring board 121 of the stacking semiconductor device 1 by a reflow process or the like, the semiconductor device 102 is deformed from the letter W shape to a concave shape. At this time, if the amount of deformation of the wiring board 121 is large, the solder balls 112 just under the semiconductor element 122 are crushed and adjacent solders may come into contact with each other to cause short circuiting. Moreover, in the peripheral portions, the distance between the wiring board 121 and the mother board 104 increases and the solder is stretched, with the result that a connection failure may sometimes occur.
  • the amount of the warpage of the wiring board 121 becomes approximately double when the thickness of the wiring board becomes half. Therefore, with the size of a semiconductor device becoming smaller, the influence of the warpage of a wiring board increases. Particularly, in a stacking semiconductor device, miniaturization has advanced and the problem of warpage has become prominent.
  • Japanese Patent Application Laid-Open No. 2004-335603 discloses a stacking semiconductor device in which an adhesive 125 is interposed between a semiconductor device 102 and a semiconductor device 103 , as shown in FIGS. 14A to 14 C.
  • the purpose of the interposition of the adhesive 125 is to accurately align the semiconductor device 102 and the semiconductor device 103 and to suppress peeling between the semiconductor devices. For this reason, the adhesive 125 needs to be cured after the solidification of the solder balls 111 . Therefore, as the adhesive 125 , a thermoplastic adhesive which does not cure during the reflow process of the solder and cures after the reflow is used.
  • the present invention has been accomplished in view of the unresolved problems with the above-described prior art and provides a stacking semiconductor device which can suppress the amount of warpage of semiconductor devices to be stacked and avoid connection failure of an external connection terminal such as a solder ball, and a production method of the stacking semiconductor device.
  • the present invention provides a stacking semiconductor device which comprises a first-layer semiconductor device having a first semiconductor element mounted on a surface thereof; and a second-layer semiconductor device having a second semiconductor element mounted on a surface thereof, the second-layer semiconductor device being stacked via bonding means on the surface of the first-layer semiconductor device, wherein the bonding means comprises a solder joint in which the first-layer semiconductor device and the second-layer semiconductor device are bonded to each other with a solder, and an adhesion fixing portion in which the first-layer semiconductor device and the second-layer semiconductor device are adhered and fixed to each other with a thermosetting resin having a curing temperature less than a melting temperature of the solder.
  • the present invention provides a method of producing a stacking semiconductor device having a first-layer semiconductor device and a second-layer semiconductor device disposed by stacking on each other, which comprises the steps of: providing, between a first-layer semiconductor device and a second-layer semiconductor device, a solder and a thermosetting resin for bonding the two semiconductor devices; heating the first-layer semiconductor device and the second-layer semiconductor device to a first temperature to cure the thermosetting resin; heating the first-layer semiconductor device and the second-layer semiconductor device to a second temperature which is more than the first temperature to melt the solder; and cooling the first-layer semiconductor device and the second-layer semiconductor device to solidify the solder.
  • FIG. 1 is a cross-sectional view which shows a stacking semiconductor device in accordance with an example of the present invention.
  • FIG. 2 is a plan view which shows an applied shape of a thermosetting resin in accordance with an example of the present invention.
  • FIG. 3 is a plan view which shows an applied shape of a thermosetting resin in accordance with an example of the present invention.
  • FIGS. 4A and 4B are cross-sectional views which show the production steps of a stacking semiconductor device in accordance with an example of the present invention.
  • FIGS. 5A and 5B are cross-sectional views which show the production steps of a stacking semiconductor device in accordance with an example of the present invention.
  • FIG. 6 is a graphical representation which shows the results of a simulation in accordance with an example of the present invention.
  • FIG. 7 is a cross-sectional view which shows a semiconductor device of a prior art example.
  • FIG. 8 is a cross-sectional view which shows a stacking semiconductor device of a prior art example.
  • FIGS. 9A, 9B and 9 C are cross-sectional views which show the production steps of a stacking semiconductor device of a prior art example.
  • FIGS. 10A, 10B and 10 C are cross-sectional views which explain the warpage of a semiconductor device.
  • FIGS. 11A, 11B and 11 C are cross-sectional views which explain the warpage of a stacking semiconductor device of a prior art example.
  • FIG. 12 is a cross-sectional view which explains a problem with a stacking semiconductor device of a prior art example.
  • FIG. 13 is a cross-sectional view which explains a problem with a stacking semiconductor device of a prior art example.
  • FIGS. 14A, 14B and 14 C are cross-sectional views which explain the warpage of a stacking semiconductor device of a prior art example.
  • a general semiconductor device warps in a upwardly convex manner at room temperature (23°C ) as shown in FIG. 10A .
  • the semiconductor device warps in a concave manner (i.e., in a downwardly convex manner) as shown in FIG. 10C . Therefore, in the course of the heating from room temperature to 220° C., the semiconductor device inevitably goes through a non-warped state as shown in FIG. 10B .
  • the semiconductor device 103 is fixed and mounted to the semiconductor device 102 .
  • a stacking semiconductor device 1 of the present example is constituted by stacking a semiconductor device as a first layer (hereinafter, simply referred to as “first-layer semiconductor device”) 2 and a semiconductor device as a second layer (hereinafter, simply referred to as “second-layer semiconductor device”) 3 .
  • first-layer semiconductor device 2 lands 20 a formed on a wiring board 20 and bumps 22 a of a semiconductor element 22 are bonded to each other by means of an ACF (anisotropic conductive adhesive film) resin 23 .
  • ACF anisotropic conductive adhesive film
  • a semiconductor package 3 a and a semiconductor package 3 b are mounted on a wiring board 10 .
  • a wiring layer 31 a On a rear surface of a semiconductor element 32 a is formed a wiring layer 31 a , and lands 34 a provided on the wiring layer 31 a are bonded to lands 10 b provided on a front surface of the wiring board 10 via solder balls 12 a .
  • a buffer material 33 b and a wiring layer 31 b On a rear surface of a semiconductor element 32 b are formed a buffer material 33 b and a wiring layer 31 b , and lands 34 b provided on the wiring layer 31 b are bonded to the lands 10 b provided on the front surface of the wiring board 10 via solder balls 12 b .
  • lands 10 a On a rear surface of the wiring board 10 are formed lands 10 a , and the lands 10 a are bonded to lands 20 b on the front surface of the wiring board 20 by solder balls 11 .
  • the wiring board 10 and the wiring board 20 may be bonded to each other by pouring an encapsulant resin after thermocompression bonding and then curing the resin, or by applying ultrasonic waves or the like thereto.
  • the solder balls 11 , 12 a , 12 b which function as external connection terminals, may be made of a metal as with PGA and LGA.
  • thermosetting resin 25 which cures completely at curing temperatures of 150° C. to 180° C. for 30 seconds to 90 seconds. That is, it follows that the first-layer semiconductor device 2 and the second-layer semiconductor device 3 are bonded to each other by the thermosetting resin 25 and the balls 11 .
  • thermosetting resin 25 there is used a thermosetting resin which has a curing temperature less than the reflow process temperature of 220° C. at which the solder melts. As a result, it is possible to perform the curing of the thermosetting resin 25 in a preheating step for the reflow process.
  • thermosetting resin 25 firmly fix only the wiring board 10 and the semiconductor element 22 mounted on the first-layer semiconductor device 2 to each other. That is, if the thermosetting resin 25 is disposed on the whole area of the first-layer semiconductor device 2 and the second-layer semiconductor device 3 is adhered thereto, there is a possibility that the stresses of the wiring boards 10 , 20 cannot be relieved because the thermosetting resin 25 is highly resistant to thermal stresses. Moreover, there is also a possibility that the thermosetting resin 25 may intrude between the solder ball 11 and the lands 10 a , 20 b to cause a bonding failure.
  • thermosetting resin 25 is used to fix the wiring board 10 and the semiconductor element 22 , with the amount of warpage of the first-layer semiconductor device 2 being reduced. Therefore, it is necessary to use a thermosetting resin having a relatively high rigidity. If a low-rigidity thermosetting resin is used, the thermosetting resin will follow the warpage of the first-layer semiconductor device 2 , so that it becomes difficult to suppress the warpage.
  • FIG. 2 is a schematic view when the first-layer semiconductor device 2 is viewed from above in FIG. 1 .
  • the thermosetting resin 25 is disposed at the four end portions and the central part on the upper surface of the semiconductor element 22 , i.e., at the five positions in total.
  • the thermosetting resin 25 may be disposed in the shape of a cross ranging from the central part to the end portions on the upper surface of the semiconductor element 22 .
  • thermosetting resin when the thermosetting resin is disposed in a dispersed manner such as shown in FIGS. 2 and 3 , expansion and contraction is less suppressed than in the case where the thermosetting resin is applied to the whole area. Therefore, stress concentration become less likely to occur, and defects such as connection failure become likely to be caused.
  • By adopting such shapes it becomes possible to control stresses in the wiring boards 10 , 20 which are generated by the thermosetting resin 25 .
  • the shape such as shown in FIGS. 2 and 3 be adopted.
  • a solder paste 10 c is printed on the lands 10 b of the wiring board 10 , and the solder balls 12 a , 12 b of the second-layer semiconductor devices 3 a , 3 b are bonded thereto by a reflow process or the like.
  • the solder balls 11 on the front surface of the first-layer semiconductor device 2 and the lands 10 a of the wiring board 10 are aligned to each other, followed by mounting.
  • heat is applied on the basis of a profile which requires preheating and main heating as a conventional reflow process for a solder, so that the solder balls 11 and the lands 10 a are bonded to each other.
  • the thermosetting resin 25 cures completely during the preheating, which is a thermal profile of the reflow process, whereby the first-layer semiconductor device 2 is bonded to the wiring board 10 .
  • thermosetting resin 25 cures at 150° C. to 180° C., which are the preheating temperatures for a conventional reflow process, for 30 seconds to 90 seconds, thereby adhering the first-layer semiconductor device 2 to the wiring board 10 .
  • the warpage behavior of the first-layer semiconductor device 2 during the reflow process and the role of the thermosetting resin 25 will be described.
  • the wiring board 20 of the first-layer semiconductor device 2 warps in an upward convex manner as is the case with FIG. 10A .
  • the wiring board 20 becomes almost flat as shown in FIG. 5A as is the case with FIG. 10B .
  • the wiring board 20 once becomes flat at temperatures of from 150° C. to 180° C., and the wiring board 20 in the flat state is fixed to the wiring board 10 , whereby the warpage of the wiring board 20 into a concave manner is suppressed.
  • the external connection terminals 11 melt at 220° C. which is the solder melting temperature, and are bonded to the lands 10 a of the wiring board 10 by means of the solder. Because the thermosetting resin 25 cures thermally, it does not soften even when the temperature rises up to 240° C., which is a peak temperature of a conventional lead-free reflow process. Therefore, the first-layer semiconductor 2 and the wiring board 10 are fixed to each other with their flat shapes being maintained.
  • the stacking semiconductor device 1 is mounted on the mother board 4 . Also in this step, the first-layer semiconductor device 2 fixed and adhered to the wiring board 10 by the thermosetting resin 25 is in a flat state and does not warp in a concave manner. Therefore, it is possible to prevent defects such as short circuiting between adjacent terminals, lowering of the bonding strength and lowering of the reliability resulting from an unusual solder shape, and the like.
  • Table 1 shows the physical property values of the thermosetting resin 25 .
  • Table 2 shows the physical property values of the solder balls 11 , 12 a , 12 b , 13 and the wiring board 10 .
  • Table 3 shows the physical property values of the wiring board 20 , the AFC resin 23 and the semiconductor element 22 which form the first-layer semiconductor device 2 .
  • Table 4 shows the physical property values of the wiring layer 31 a and the semiconductor element 32 a which form the semiconductor package 3 a .
  • Table 5 shows the physical property values of the wiring layer 31 b , the semiconductor element 32 b and the buffer material 33 b which form the semiconductor package 3 b .
  • Table 6 shows the values which indicate the shapes of the solder balls 11 , 12 a , 12 b , 13 .
  • the analytical model was carried out as a Full model.
  • the solder was cubes in all of the semiconductor devices and carried out by a simple modeling.
  • the meshing of the wiring board 10 , the mother board 4 , the first-layer semiconductor device 2 , and the second-layer semiconductor devices 3 a , 3 b was performed in their individual mesh sizes.
  • the physical property values of the wiring board 20 , the mother board 4 and the wiring board 10 were obtained by averaging the physical property values of a core material, a built-up material and a solder resist and the physical property values shown in the tables were used.
  • the physical property values at 23° C. were used because a linear analysis was performed.
  • thermosetting resin 25 was provided on the semiconductor element 22 of the first-layer semiconductor device 2 as shown in FIG. 2 .
  • the thermosetting resin 25 was adhered to the semiconductor device 22 at the four corners and the center thereof with the size of each thermosetting resin 25 being 2.16 ⁇ 2.16 ⁇ 0.12 mm.
  • TABLE 1 Material Thermosetting resin Shape mm 2.16 ⁇ 2.16 ⁇ 0.12 Young's modulus MPa 1.5 ⁇ 10 4 Poisson's ratio 0.3 Coefficient of linear 1/° C. 5.5 ⁇ 10 ⁇ 5 expansion
  • both the stacking semiconductor device 1 having the thermosetting resin 25 provided therein and a conventional-type stacking semiconductor device having no thermosetting resin 25 provided therein were analyzed.
  • the amounts of warpage of the wiring board 20 at room temperature (23° C.) and at 220° C. at which the solder solidified were calculated.
  • the results of the calculation are shown in FIG. 6 .
  • the term “stacking semiconductor device at room temperature” herein employed refers to the stacking semiconductor device shown in FIG. 5A which is not yet mounted on the mother board 4 .
  • the term “stacking semiconductor device at 220° C.” herein employed refers to the stacking semiconductor device which is mounted on the mother board 4 as shown in FIG. 5B and in which the solder balls 13 are melted during the reflow process.
  • the relative values of amounts of warpage at positions in the diagonal direction of the wiring board 20 are plotted with the value of amount of warpage at the center of the wiring board 20 being defined as zero.
  • the abscissa indicates the distance from the center of the wiring board 20 .
  • the values of amounts of warpage at 23° C. which is the temperature before the reflow process, are indicated by ⁇ and those at 220° C., which is the temperature during the reflow process, are indicated by ⁇ .
  • the values of amounts of warpage at 23° C. are indicated by •, and those at 220° C. are indicated by ⁇ .
  • the warpage at 23° C. is 42 ⁇ m in a convex manner and the warpage at 220° C. is 23 ⁇ m in a concave manner.
  • the warpage at 23° C. is 21 ⁇ m in a convex manner and the warpage at 220° C. is 11 ⁇ m in a concave manner. That is, it can be seen that the amount of warpage of the wiring board is reduced by half by the provision of the thermosetting resin.
  • FIG. 5B On the lands formed on the surface of the mother board 4 , there is applied a solder paste 26 beforehand in order to facilitate the bonding to the solder balls.
  • the application of the solder paste 26 enables a variation in spacing between the stacking semiconductor device 1 and the mother board 4 to be absorbed.
  • the height of the solder paste 26 transferred onto the mother board 4 by printing is about 90 ⁇ m on the average. However, the variation is large and there may be a case where the height is 50 ⁇ m or so.
  • thermosetting resin 122 enables the amount of warpage of the wiring board 121 to be reduced to 40 ⁇ m or less, so that it is possible to improve the reliability of solder bonding.
  • the number of semiconductor elements mounted on a single wiring board and the number of layers of semiconductor devices stacked are not limited to those of the above described examples. Further, the type of mounting of semiconductor elements may be the flip chip mounting, the stacked package or the single package.
  • an adhesion fixing portion which uses a thermosetting resin having a curing temperature less than a solder melting temperature. This enables the amount of warpage of the stacking semiconductor devices to be suppressed and connection failure or short circuiting of external connection terminals such as solder balls to be avoided, thereby remarkably improving the connection reliability.

Abstract

In a stacking semiconductor device in which a first-layer and a second-layer semiconductor devices are stacked and bonded with a solder, warpage occurs due to a difference in thermal expansion coefficient of constituent members or a difference in elastic modulus of individual members. Therefore, between the first-layer and the second-layer semiconductor devices are provided an external connection terminal of solder and a thermosetting resin, and the stacking semiconductor device is heated at 150 to 180° C., which are the temperatures of preheating for reflow of the solder, for 30 to 90 seconds. Thereby the warpage of the first-layer semiconductor device is reduced and the thermosetting resin is cured completely in this state. Then, the temperature is raised to a reflow temperature of the solder and solder bonding using the external connection terminal is performed. Thereby, the bonding reliability of a solder-bonded portion of the stacking semiconductor device is considerably improved.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a stacking semiconductor device, in which semiconductor devices each having a semiconductor element provided thereon are stacked in at least two or more layers and three-dimensionally mounted, and a production method of the stacking semiconductor device.
  • 2. Description of the Related Art
  • In recent years, the miniaturization of digital equipments, such as a digital still camera and a digital camcorder, has advanced and three-dimensional mounting which enables respective components to be mounted in a more space-saving manner is drawing attention. As the three-dimensional mounting, there have been known a stacked chip type in which semiconductor elements are stacked in two or more layers as a chip size package (CSP) and a ball grid array (BGA) and a stacking semiconductor device in which semiconductors are stacked in two or more layers.
  • FIG. 7 shows a stacked chip type semiconductor package, and a large semiconductor element 52 and a small semiconductor element 53 are provided on a wiring board 51 by sequential stacking. The wiring board 51 and the semiconductor elements 52, 53 are electrically connected to each other by wire bonds 54. The semiconductor elements 52, 53 and the wire bonds 54 are encapsulated with an encapsulant resin 55.
  • In recent years, stacking semiconductor devices disclosed in Japanese Patent Application Laid-Open Nos. 2004-281919 and 2004-335603, and the like are attracting lots of attention. A general stacking semiconductor device is shown in FIG. 8. On a wiring board 121 is mounted a semiconductor element 122 via an ACF resin 124. On a semiconductor device 102 constituted by the wiring board 121 and the semiconductor element 122, there is stacked a semiconductor device 103, in which a wiring board 131 having a semiconductor element 132 mounted thereon is encapsulated with an encapsulant resin 133. A land 123 on a front surface of the semiconductor device 102 and a land 133 on a rear surface of the semiconductor device 103 are bonded to each other by an external connection terminal (solder ball) 111. That is, the semiconductor device 102 and the semiconductor device 103 are electrically connected to each other by the solder ball 111. Further, on a rear surface of the wiring board 121 are provided a plurality of lands 125, and an external connection terminal (solder ball) 112 is attached to each of the lands 125.
  • FIGS. 9A, 9B and 9C are cross-sectional views which show the bonding steps of the semiconductor device 102 and semiconductor device 103 which constitute the stacking semiconductor device shown in FIG. 8. First, as shown in FIG. 9A, a flux 123 a is supplied onto the land 123 on the front surface of the semiconductor device 102. Next, the semiconductor device 103 is mounted on the semiconductor device 102 via the solder balls 111. Incidentally, the solder balls 111 are bonded beforehand to the rear surface of the semiconductor device 103. With the semiconductor device 103 being mounted on the semiconductor device 102, the semiconductor device 102 and the semiconductor device 103 are subjected to a reflow process, whereby the solder ball 111 and the land 123 are bonded to each other. Next, as shown in FIG. 9B, solder balls 112 are bonded to the rear surface of the semiconductor device 102. The stacking semiconductor device thus completed is mounted on a mother board 104 as shown in FIG. 9C.
  • However, in a semiconductor device, warpage will occur readily due to a difference in coefficient of thermal expansion between a wiring board and a semiconductor element, which are constituent members of the semiconductor device, or a difference in modulus of elasticity between the respective constituent members. The mechanism of occurrence of warpage is described below by taking a general semiconductor device as an example. FIGS. 10A, 10B and 10C show a general semiconductor device in which a semiconductor element 122 is mounted on a wiring board 121 via an AFC resin 124. Usually, a semiconductor device warps in a convex manner with the semiconductor element 122 facing upward, as shown in FIG. 10A, due to differences in coefficient of linear expansion of the wiring board 121, the ACF resin 124 and the semiconductor element 122. The warpage occurs due to differences in coefficient of thermal expansion generated when the semiconductor device 102 goes through a heating step during the production process thereof. The amount of the warpage depends on the specifications of the respective constituent members. However, for example in a case where the thickness of the wiring board 121 is 0.4 to 0.5 mm, the thickness of the semiconductor element 122 is 0.1 to 0.2 mm and the size of the semiconductor device 102 is 10 to 15 mm, it has been confirmed that the wiring board 121 warps by about 40 to 50 μm.
  • The amount and direction of warpage of the wiring board 121 will vary depending on the heating temperature. That is, in a case where the wiring board 121 warps by 40 to 50 μm in the convex manner, as shown in FIG. 10A, at room temperature (23° C.), the wiring board 121 will warp by 20 to 30 μm in the reverse direction, i.e., in a concave manner as shown in FIG. 10C, at 220° C. which is a solder melting temperature.
  • FIGS. 11A, 11B and 11C show the state of formation of a stacking semiconductor device 1 by bonding a semiconductor device 103 onto such a semiconductor device 102.
  • First, as shown in FIG. 11A, the semiconductor device 103 is mounted on the semiconductor device 102 which warps by 40 to 50 μm in such a convex manner as to protrude toward the semiconductor element 122 side. Next, when heated up to 220° C. by a reflow process for melting solder balls 111, the wiring board 121 warps by 20 to 30 μm in a concave manner as shown in FIG. 11B. Furthermore, when the stacking semiconductor device 1 is cooled, the wiring board 121 will return to the convex shape shown in FIG. 11A. However, because the end portions restrained by the solder balls 111 are not deformed, the wiring board 121 will come to have a shape of letter W as shown in FIG. 11C. The stacking semiconductor device 1 having such a shape will pose the problem of co-planarity in the step of mounting on a mother board to generate bonding failures.
  • That is, as shown in FIG. 12, when the stacking semiconductor device 1 is mounted on the mother board 104, the solder balls 112 on the inner side of the wiring board 121 do not come into contact with the lands 141 of the mother board 104. For this reason, even when the solder melts, the balls 112 are not bonded to the mother board 104, thereby generating a connection failure.
  • Further, when heat is applied to the wiring board 121 of the stacking semiconductor device 1 by a reflow process or the like, the semiconductor device 102 is deformed from the letter W shape to a concave shape. At this time, if the amount of deformation of the wiring board 121 is large, the solder balls 112 just under the semiconductor element 122 are crushed and adjacent solders may come into contact with each other to cause short circuiting. Moreover, in the peripheral portions, the distance between the wiring board 121 and the mother board 104 increases and the solder is stretched, with the result that a connection failure may sometimes occur.
  • It has been ascertained that the amount of the warpage of the wiring board 121 becomes approximately double when the thickness of the wiring board becomes half. Therefore, with the size of a semiconductor device becoming smaller, the influence of the warpage of a wiring board increases. Particularly, in a stacking semiconductor device, miniaturization has advanced and the problem of warpage has become prominent.
  • Japanese Patent Application Laid-Open No. 2004-335603 discloses a stacking semiconductor device in which an adhesive 125 is interposed between a semiconductor device 102 and a semiconductor device 103, as shown in FIGS. 14A to 14C. The purpose of the interposition of the adhesive 125 is to accurately align the semiconductor device 102 and the semiconductor device 103 and to suppress peeling between the semiconductor devices. For this reason, the adhesive 125 needs to be cured after the solidification of the solder balls 111. Therefore, as the adhesive 125, a thermoplastic adhesive which does not cure during the reflow process of the solder and cures after the reflow is used.
  • However, in the stacking semiconductor device disclosed in Japanese Patent Application Laid-Open No. 2004-335603, it is not possible to suppress the warpage of a wiring board 121 which occurs during the reflow process for melting the solder. That is, when the semiconductor device 103 is mounted on the semiconductor device 102, the semiconductor device 102 warps in a convex manner, with the semiconductor element 122 facing upward. Further, when heated and subjected to the reflow process, the wiring board 121 warps in a concave manner as shown in FIG. 14A, because the adhesive 125 is not yet cured at this time. Next, the semiconductor device 102 is cooled and the adhesive 125 cures at a prescribed temperature. However, at this time, the wiring board 121 has already been deformed to have a shape of letter W as shown in FIG. 14B. Therefore, the problems of connection failure and short circuiting described above with reference to FIGS. 12 and 13 arise.
  • SUMMARY OF THE INVENTION
  • The present invention has been accomplished in view of the unresolved problems with the above-described prior art and provides a stacking semiconductor device which can suppress the amount of warpage of semiconductor devices to be stacked and avoid connection failure of an external connection terminal such as a solder ball, and a production method of the stacking semiconductor device.
  • To achieve the above object, the present invention provides a stacking semiconductor device which comprises a first-layer semiconductor device having a first semiconductor element mounted on a surface thereof; and a second-layer semiconductor device having a second semiconductor element mounted on a surface thereof, the second-layer semiconductor device being stacked via bonding means on the surface of the first-layer semiconductor device, wherein the bonding means comprises a solder joint in which the first-layer semiconductor device and the second-layer semiconductor device are bonded to each other with a solder, and an adhesion fixing portion in which the first-layer semiconductor device and the second-layer semiconductor device are adhered and fixed to each other with a thermosetting resin having a curing temperature less than a melting temperature of the solder.
  • Also, the present invention provides a method of producing a stacking semiconductor device having a first-layer semiconductor device and a second-layer semiconductor device disposed by stacking on each other, which comprises the steps of: providing, between a first-layer semiconductor device and a second-layer semiconductor device, a solder and a thermosetting resin for bonding the two semiconductor devices; heating the first-layer semiconductor device and the second-layer semiconductor device to a first temperature to cure the thermosetting resin; heating the first-layer semiconductor device and the second-layer semiconductor device to a second temperature which is more than the first temperature to melt the solder; and cooling the first-layer semiconductor device and the second-layer semiconductor device to solidify the solder.
  • The above and other objects of the invention will become more apparent from the following description taken in conjunction with the accompanying drawings.
  • Further features of the present invention will become apparent from the following description of exemplary embodiments with reference to the attached drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional view which shows a stacking semiconductor device in accordance with an example of the present invention.
  • FIG. 2 is a plan view which shows an applied shape of a thermosetting resin in accordance with an example of the present invention.
  • FIG. 3 is a plan view which shows an applied shape of a thermosetting resin in accordance with an example of the present invention.
  • FIGS. 4A and 4B are cross-sectional views which show the production steps of a stacking semiconductor device in accordance with an example of the present invention.
  • FIGS. 5A and 5B are cross-sectional views which show the production steps of a stacking semiconductor device in accordance with an example of the present invention.
  • FIG. 6 is a graphical representation which shows the results of a simulation in accordance with an example of the present invention.
  • FIG. 7 is a cross-sectional view which shows a semiconductor device of a prior art example.
  • FIG. 8 is a cross-sectional view which shows a stacking semiconductor device of a prior art example.
  • FIGS. 9A, 9B and 9C are cross-sectional views which show the production steps of a stacking semiconductor device of a prior art example.
  • FIGS. 10A, 10B and 10C are cross-sectional views which explain the warpage of a semiconductor device.
  • FIGS. 11A, 11B and 11C are cross-sectional views which explain the warpage of a stacking semiconductor device of a prior art example.
  • FIG. 12 is a cross-sectional view which explains a problem with a stacking semiconductor device of a prior art example.
  • FIG. 13 is a cross-sectional view which explains a problem with a stacking semiconductor device of a prior art example.
  • FIGS. 14A, 14B and 14C are cross-sectional views which explain the warpage of a stacking semiconductor device of a prior art example.
  • DESCRIPTION OF THE EMBODIMENTS
  • First, a basic concept of the present invention is described. As described above with reference to FIGS. 10A, 10B and 10C, a general semiconductor device warps in a upwardly convex manner at room temperature (23°C ) as shown in FIG. 10A. When the semiconductor device is heated to 220° C. at which the solder melts, the semiconductor device warps in a concave manner (i.e., in a downwardly convex manner) as shown in FIG. 10C. Therefore, in the course of the heating from room temperature to 220° C., the semiconductor device inevitably goes through a non-warped state as shown in FIG. 10B. Usually, within the temperature range of 150° C. to 180° C., almost all semiconductor devices come into the non-warped state. In the present invention, attention is paid to this non-warped state, and at such temperatures the semiconductor device 103 is fixed and mounted to the semiconductor device 102.
  • Next, the best mode for carrying out the present invention will be described with reference to the attached drawings.
  • EXAMPLES
  • As shown in FIG. 1, a stacking semiconductor device 1 of the present example is constituted by stacking a semiconductor device as a first layer (hereinafter, simply referred to as “first-layer semiconductor device”) 2 and a semiconductor device as a second layer (hereinafter, simply referred to as “second-layer semiconductor device”) 3. In the first-layer semiconductor device 2, lands 20 a formed on a wiring board 20 and bumps 22 a of a semiconductor element 22 are bonded to each other by means of an ACF (anisotropic conductive adhesive film) resin 23.
  • In the second-layer semiconductor device 3, a semiconductor package 3 a and a semiconductor package 3 b are mounted on a wiring board 10. On a rear surface of a semiconductor element 32 a is formed a wiring layer 31 a, and lands 34 a provided on the wiring layer 31 a are bonded to lands 10 b provided on a front surface of the wiring board 10 via solder balls 12 a. On a rear surface of a semiconductor element 32 b are formed a buffer material 33 b and a wiring layer 31 b, and lands 34 b provided on the wiring layer 31 b are bonded to the lands 10 b provided on the front surface of the wiring board 10 via solder balls 12 b. On a rear surface of the wiring board 10 are formed lands 10 a, and the lands 10 a are bonded to lands 20 b on the front surface of the wiring board 20 by solder balls 11.
  • The wiring board 10 and the wiring board 20 may be bonded to each other by pouring an encapsulant resin after thermocompression bonding and then curing the resin, or by applying ultrasonic waves or the like thereto. The solder balls 11, 12 a, 12 b, which function as external connection terminals, may be made of a metal as with PGA and LGA.
  • Between the semiconductor element 22 and the wiring board 10 is disposed a thermosetting resin 25 which cures completely at curing temperatures of 150° C. to 180° C. for 30 seconds to 90 seconds. That is, it follows that the first-layer semiconductor device 2 and the second-layer semiconductor device 3 are bonded to each other by the thermosetting resin 25 and the balls 11. As the thermosetting resin 25, there is used a thermosetting resin which has a curing temperature less than the reflow process temperature of 220° C. at which the solder melts. As a result, it is possible to perform the curing of the thermosetting resin 25 in a preheating step for the reflow process.
  • It is preferred that the thermosetting resin 25 firmly fix only the wiring board 10 and the semiconductor element 22 mounted on the first-layer semiconductor device 2 to each other. That is, if the thermosetting resin 25 is disposed on the whole area of the first-layer semiconductor device 2 and the second-layer semiconductor device 3 is adhered thereto, there is a possibility that the stresses of the wiring boards 10, 20 cannot be relieved because the thermosetting resin 25 is highly resistant to thermal stresses. Moreover, there is also a possibility that the thermosetting resin 25 may intrude between the solder ball 11 and the lands 10 a, 20 b to cause a bonding failure.
  • As will be described later, the thermosetting resin 25 is used to fix the wiring board 10 and the semiconductor element 22, with the amount of warpage of the first-layer semiconductor device 2 being reduced. Therefore, it is necessary to use a thermosetting resin having a relatively high rigidity. If a low-rigidity thermosetting resin is used, the thermosetting resin will follow the warpage of the first-layer semiconductor device 2, so that it becomes difficult to suppress the warpage.
  • Because, in general, stresses generated by warpage are large in the end portions or the center part of the semiconductor element 22, it is preferred that the thermosetting resin 25 is not applied to the whole area of the surface of the semiconductor element 22 but is rather disposed in a dispersed manner on the surface of the semiconductor element 22. FIG. 2 is a schematic view when the first-layer semiconductor device 2 is viewed from above in FIG. 1. In FIG. 2, the thermosetting resin 25 is disposed at the four end portions and the central part on the upper surface of the semiconductor element 22, i.e., at the five positions in total. Alternatively, as shown in FIG. 3, the thermosetting resin 25 may be disposed in the shape of a cross ranging from the central part to the end portions on the upper surface of the semiconductor element 22.
  • That is, when the thermosetting resin is disposed in a dispersed manner such as shown in FIGS. 2 and 3, expansion and contraction is less suppressed than in the case where the thermosetting resin is applied to the whole area. Therefore, stress concentration become less likely to occur, and defects such as connection failure become likely to be caused. By adopting such shapes it becomes possible to control stresses in the wiring boards 10, 20 which are generated by the thermosetting resin 25. Particularly, when a high-rigidity thermosetting resin is used as described above, the effect of stresses is remarkable. Therefore, it is preferred that the shapes such as shown in FIGS. 2 and 3 be adopted.
  • Next, a production method of the stacking semiconductor device 1 will be described with reference to FIGS. 4A and 4B and FIGS. 5A and 5B.
  • First, as shown in FIG. 4A, a solder paste 10 c is printed on the lands 10 b of the wiring board 10, and the solder balls 12 a, 12 b of the second- layer semiconductor devices 3 a, 3 b are bonded thereto by a reflow process or the like. After that, the solder balls 11 on the front surface of the first-layer semiconductor device 2 and the lands 10 a of the wiring board 10 are aligned to each other, followed by mounting. Then, heat is applied on the basis of a profile which requires preheating and main heating as a conventional reflow process for a solder, so that the solder balls 11 and the lands 10 a are bonded to each other. The thermosetting resin 25 cures completely during the preheating, which is a thermal profile of the reflow process, whereby the first-layer semiconductor device 2 is bonded to the wiring board 10.
  • Specifically, the thermosetting resin 25 cures at 150° C. to 180° C., which are the preheating temperatures for a conventional reflow process, for 30 seconds to 90 seconds, thereby adhering the first-layer semiconductor device 2 to the wiring board 10. Here, the warpage behavior of the first-layer semiconductor device 2 during the reflow process and the role of the thermosetting resin 25 will be described.
  • At the time of mounting, as shown in FIG. 4B, the wiring board 20 of the first-layer semiconductor device 2 warps in an upward convex manner as is the case with FIG. 10A. However, when heat is applied by the reflow process to raise the temperature up to 150-180° C., the wiring board 20 becomes almost flat as shown in FIG. 5A as is the case with FIG. 10B. In the present invention, attention is paid to the fact that the wiring board 20 once becomes flat at temperatures of from 150° C. to 180° C., and the wiring board 20 in the flat state is fixed to the wiring board 10, whereby the warpage of the wiring board 20 into a concave manner is suppressed.
  • After that, the external connection terminals 11 melt at 220° C. which is the solder melting temperature, and are bonded to the lands 10 a of the wiring board 10 by means of the solder. Because the thermosetting resin 25 cures thermally, it does not soften even when the temperature rises up to 240° C., which is a peak temperature of a conventional lead-free reflow process. Therefore, the first-layer semiconductor 2 and the wiring board 10 are fixed to each other with their flat shapes being maintained.
  • Furthermore, as shown in FIG. 5B, the stacking semiconductor device 1 is mounted on the mother board 4. Also in this step, the first-layer semiconductor device 2 fixed and adhered to the wiring board 10 by the thermosetting resin 25 is in a flat state and does not warp in a concave manner. Therefore, it is possible to prevent defects such as short circuiting between adjacent terminals, lowering of the bonding strength and lowering of the reliability resulting from an unusual solder shape, and the like.
  • (Simulation)
  • Next, a simulation was carried out in order to confirm the effects of the present invention. An analytical model for the simulation and the results of the analysis will be described below.
  • A modeling of the stacking semiconductor device 1 shown in FIG. 1 was performed. The physical property values of the materials of the analytical model are shown in Tables 1 to 6 below. Table 1 shows the physical property values of the thermosetting resin 25. Table 2 shows the physical property values of the solder balls 11, 12 a, 12 b, 13 and the wiring board 10. Table 3 shows the physical property values of the wiring board 20, the AFC resin 23 and the semiconductor element 22 which form the first-layer semiconductor device 2. Table 4 shows the physical property values of the wiring layer 31 a and the semiconductor element 32 a which form the semiconductor package 3 a. Table 5 shows the physical property values of the wiring layer 31 b, the semiconductor element 32 b and the buffer material 33 b which form the semiconductor package 3 b. Table 6 shows the values which indicate the shapes of the solder balls 11, 12 a, 12 b, 13. Incidentally, the analytical model was carried out as a Full model. The solder was cubes in all of the semiconductor devices and carried out by a simple modeling.
  • The meshing of the wiring board 10, the mother board 4, the first-layer semiconductor device 2, and the second- layer semiconductor devices 3 a, 3 b was performed in their individual mesh sizes.
  • The physical property values of the wiring board 20, the mother board 4 and the wiring board 10 were obtained by averaging the physical property values of a core material, a built-up material and a solder resist and the physical property values shown in the tables were used. The physical property values at 23° C. were used because a linear analysis was performed.
  • The thermosetting resin 25 was provided on the semiconductor element 22 of the first-layer semiconductor device 2 as shown in FIG. 2. The thermosetting resin 25 was adhered to the semiconductor device 22 at the four corners and the center thereof with the size of each thermosetting resin 25 being 2.16×2.16×0.12 mm.
    TABLE 1
    Material Thermosetting resin
    Shape mm 2.16 × 2.16 × 0.12
    Young's modulus MPa 1.5 × 104
    Poisson's ratio 0.3
    Coefficient of linear 1/° C. 5.5 × 10−5
    expansion
  • TABLE 2
    Material Solder Wiring board
    Shape mm See Table 6 12.5 × 12.5 × 0.2
    Young's modulus MPa 4.38 × 104 3.5 × 104
    Poisson's ratio 0.33 0.14
    Coefficient of 1/° C. 2.13 × 10−5 1.5 × 10−5
    linear expansion
  • TABLE 3
    ACF Semiconductor
    Material Wiring board resin element
    Shape mm 12.5 × 12.5 × 0.45 7 × 7 × 0.03 7 × 7 × 0.15
    Young's modulus MPa 2.5 × 104 9 × 103 1.7 × 105
    Poisson's ratio 0.27 0.4 0.28
    Coefficient of 1/° C. 1.5 × 10−5 3.2 × 10−5 3.5 × 10−6
    linear expansion
  • TABLE 4
    Semiconductor
    Material Wiring layer element
    Shape mm 4.51 × 5.7 × 0.07 4.51 × 5.7 × 0.5
    Young's modulus MPa 1.2 × 104 1.7 × 105
    Poisson's ratio 0.33 0.28
    Coefficient of 1/° C. 1.2 × 10−5 3.5 × 10−6
    linear expansion
  • TABLE 5
    Buffer Semiconductor
    Material material Wiring layer element
    Shape mm 6.74 × 11 × 0.17 7.24 × 11.6 × 0.062 6.7 × 10.7 × 0.19
    Young's modulus MPa 7.5 × 102 9.0 × 103 1.7 × 105
    Poisson's ratio 0.35 0.2 0.28
    Coefficient of 1/° C. 6.0 × 10−5 1.6 × 10−5 3.5 × 10−6
    linear expansion
  • TABLE 6
    Pitch Shape (mm)
    First-layer 0.65 Wiring board side 0.325 × 0.325 × 0.3
    semiconductor device 0.5 Mother board side 0.25 × 0.25 × 0.2
    Semiconductor device 0.5 0.25 × 0.25 × 0.1
    package (3a)
    Semiconductor device 0.65 0.325 × 0.325 × 0.3
    package (3b)
  • With the above-described analytical model, both the stacking semiconductor device 1 having the thermosetting resin 25 provided therein and a conventional-type stacking semiconductor device having no thermosetting resin 25 provided therein were analyzed. In the both stacking semiconductor devices, the amounts of warpage of the wiring board 20 at room temperature (23° C.) and at 220° C. at which the solder solidified were calculated. The results of the calculation are shown in FIG. 6. The term “stacking semiconductor device at room temperature” herein employed refers to the stacking semiconductor device shown in FIG. 5A which is not yet mounted on the mother board 4. The term “stacking semiconductor device at 220° C.” herein employed refers to the stacking semiconductor device which is mounted on the mother board 4 as shown in FIG. 5B and in which the solder balls 13 are melted during the reflow process.
  • For the amount of warpage, the relative values of amounts of warpage at positions in the diagonal direction of the wiring board 20 are plotted with the value of amount of warpage at the center of the wiring board 20 being defined as zero. In FIG. 6 the abscissa indicates the distance from the center of the wiring board 20. For the wiring board 20 having the thermosetting resin 25, the values of amounts of warpage at 23° C., which is the temperature before the reflow process, are indicated by ∘ and those at 220° C., which is the temperature during the reflow process, are indicated by □. Similarly, in the case of the wiring board 20 having no thermosetting resin, the values of amounts of warpage at 23° C. are indicated by •, and those at 220° C. are indicated by ▪.
  • As shown in FIG. 6, for the wiring board 20 having no thermosetting resin, the warpage at 23° C. is 42 μm in a convex manner and the warpage at 220° C. is 23 μm in a concave manner. In contrast, in the case of the wiring board 20 having the thermosetting resin 25 adhered thereto, the warpage at 23° C. is 21 μm in a convex manner and the warpage at 220° C. is 11 μm in a concave manner. That is, it can be seen that the amount of warpage of the wiring board is reduced by half by the provision of the thermosetting resin.
    TABLE 7
    Amount of Warpage
    23° C. 220° C.
    No resin 42 μm 23 μm
    Resin provided 21 μm 11 μm
    50% decrease 52% decrease
  • Here, a description will be made of the effect of warpage when the stacking semiconductor device 1 shown in FIG. 5A is mounted on the mother board 4 by use of the solder balls 13. As shown in FIG. 5B, on the lands formed on the surface of the mother board 4, there is applied a solder paste 26 beforehand in order to facilitate the bonding to the solder balls. The application of the solder paste 26 enables a variation in spacing between the stacking semiconductor device 1 and the mother board 4 to be absorbed. The height of the solder paste 26 transferred onto the mother board 4 by printing is about 90 μm on the average. However, the variation is large and there may be a case where the height is 50 μm or so. Therefore, when the amount of warpage of the wiring board 121 becomes 40 μm or more, at the time of mounting shown in FIG. 12, there is a possibility that the solder balls 112 formed around the center of the wiring board do not come into contact with the solder paste 126 provided on the lands 141 of the mother board 104, thereby causing a bonding failure.
  • Therefore, as is seen from Table 7, the use of the thermosetting resin 122 enables the amount of warpage of the wiring board 121 to be reduced to 40 μm or less, so that it is possible to improve the reliability of solder bonding.
  • Incidentally, in the present invention, the number of semiconductor elements mounted on a single wiring board and the number of layers of semiconductor devices stacked are not limited to those of the above described examples. Further, the type of mounting of semiconductor elements may be the flip chip mounting, the stacked package or the single package.
  • As described above, in the present invention, in order to reduce the warpage of at least two stacking semiconductor devices due to thermal stress, an adhesion fixing portion is provided which uses a thermosetting resin having a curing temperature less than a solder melting temperature. This enables the amount of warpage of the stacking semiconductor devices to be suppressed and connection failure or short circuiting of external connection terminals such as solder balls to be avoided, thereby remarkably improving the connection reliability.
  • While the present invention has been described with reference to exemplary embodiments, it is to be understood that the invention is not limited to the disclosed exemplary embodiments. The scope of the following claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions.
  • This application claims the benefit of Japanese Patent Laid-Open No. 2005-250511, filed Aug. 31, 2005, and No. 2006-224310, filed Aug. 21, 2006, which are hereby incorporated by reference herein in their entirety.

Claims (8)

1. A stacking semiconductor device, comprising:
a first-layer semiconductor device having a first semiconductor element mounted on a surface thereof; and
a second-layer semiconductor device having a second semiconductor element mounted on a surface thereof, the second-layer semiconductor device being stacked via bonding means on the surface of the first-layer semiconductor device,
wherein the bonding means comprises a solder joint in which the first-layer semiconductor device and the second-layer semiconductor device are bonded to each other with a solder, and an adhesion fixing portion in which the first-layer semiconductor device and the second-layer semiconductor device are adhered and fixed to each other with a thermosetting resin having a curing temperature less than a melting temperature of the solder.
2. The stacking semiconductor device according to claim 1, wherein the thermosetting resin cures completely by heating at a temperature of not less than 150° C. but no more than 180° C. for not less than 30 seconds but no more than 90 seconds.
3. The stacking semiconductor device according to claim 1, wherein the thermosetting resin is disposed only on a surface of the first semiconductor element.
4. The stacking semiconductor device according to claim 1, wherein the thermosetting resin is disposed at a plurality of positions on a surface of the first semiconductor element.
5. The stacking semiconductor device according to claim 1, wherein the thermosetting resin is disposed at a central part on a surface of the first semiconductor element.
6. A method of producing a stacking semiconductor device having a first-layer semiconductor device and a second-layer semiconductor device disposed by stacking on each other, comprising the steps of:
providing, between a first-layer semiconductor device and a second-layer semiconductor device, a solder and a thermosetting resin for bonding the two semiconductor devices;
heating the first-layer semiconductor device and the second-layer semiconductor device to a first temperature to cure the thermosetting resin;
heating the first-layer semiconductor device and the second-layer semiconductor device to a second temperature which is more than the first temperature to melt the solder; and
cooling the first-layer semiconductor device and the second-layer semiconductor device to solidify the solder.
7. The method according to claim 6, wherein the curing temperature of the thermosetting resin is a temperature at which the first-layer semiconductor device has a flat shape.
8. The method according to claim 6, wherein the curing temperature of the thermosetting resin is 150 to 180° C. and the heating time is 30 to 90 seconds.
US11/468,181 2005-08-31 2006-08-29 Stacking semiconductor device and production method thereof Abandoned US20070045788A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US12/501,939 US7863101B2 (en) 2005-08-31 2009-07-13 Stacking semiconductor device and production method thereof
US12/958,584 US20110084405A1 (en) 2005-08-31 2010-12-02 Stacking semiconductor device and production method thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2005-250511 2005-08-31
JP2005250511 2005-08-31
JP2006224310A JP5116268B2 (en) 2005-08-31 2006-08-21 Multilayer semiconductor device and manufacturing method thereof
JP2006-224310 2006-08-21

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/501,939 Division US7863101B2 (en) 2005-08-31 2009-07-13 Stacking semiconductor device and production method thereof

Publications (1)

Publication Number Publication Date
US20070045788A1 true US20070045788A1 (en) 2007-03-01

Family

ID=37802903

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/468,181 Abandoned US20070045788A1 (en) 2005-08-31 2006-08-29 Stacking semiconductor device and production method thereof
US12/501,939 Expired - Fee Related US7863101B2 (en) 2005-08-31 2009-07-13 Stacking semiconductor device and production method thereof
US12/958,584 Abandoned US20110084405A1 (en) 2005-08-31 2010-12-02 Stacking semiconductor device and production method thereof

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/501,939 Expired - Fee Related US7863101B2 (en) 2005-08-31 2009-07-13 Stacking semiconductor device and production method thereof
US12/958,584 Abandoned US20110084405A1 (en) 2005-08-31 2010-12-02 Stacking semiconductor device and production method thereof

Country Status (2)

Country Link
US (3) US20070045788A1 (en)
JP (1) JP5116268B2 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060261472A1 (en) * 2005-05-20 2006-11-23 Junichi Kimura Multilayer module and method of manufacturing the same
US20070141750A1 (en) * 2005-12-15 2007-06-21 Renesas Technology Corp. Method of manufacturing semiconductor device
US20080150088A1 (en) * 2006-12-20 2008-06-26 Reed Paul A Method for incorporating existing silicon die into 3d integrated stack
US20090045523A1 (en) * 2007-08-15 2009-02-19 Powertech Technology Inc. Semiconductor package-on-package (POP) device avoiding crack at solder joints of micro contacts during package stacking
US20090275172A1 (en) * 2005-08-31 2009-11-05 Canon Kabushiki Kaisha Stacking semiconductor device and production method thereof
US20120074567A1 (en) * 2009-06-12 2012-03-29 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Vertical Interconnect Structure Between Non-Linear Portions of Conductive Layers
CN102938401A (en) * 2011-05-02 2013-02-20 三星电子株式会社 Stack packages having fastening element and halogen-free inter-package connector
TWI405212B (en) * 2007-06-29 2013-08-11 Intel Corp Memory array on more than one die and method for accessing it
CN110634806A (en) * 2018-06-21 2019-12-31 美光科技公司 Semiconductor device assembly and method of manufacturing the same
CN113053833A (en) * 2019-12-26 2021-06-29 财团法人工业技术研究院 Semiconductor device and manufacturing method thereof

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011077108A (en) * 2009-09-29 2011-04-14 Elpida Memory Inc Semiconductor device
JP5409427B2 (en) * 2010-02-17 2014-02-05 キヤノン株式会社 Printed circuit board and semiconductor device
JP2012033875A (en) 2010-06-30 2012-02-16 Canon Inc Stacked-type semiconductor device
KR101712043B1 (en) 2010-10-14 2017-03-03 삼성전자주식회사 Stacked semiconductor package, Semiconductor device including the stacked semiconductor package and Method of manufacturing the stacked semiconductor package
US8299596B2 (en) * 2010-12-14 2012-10-30 Stats Chippac Ltd. Integrated circuit packaging system with bump conductors and method of manufacture thereof
US9934836B2 (en) * 2011-06-27 2018-04-03 Thin Film Electronics Asa Short circuit reduction in an electronic component comprising a stack of layers arranged on a flexible substrate
KR20130005465A (en) * 2011-07-06 2013-01-16 삼성전자주식회사 Semiconductor stack package apparatus
TWI546911B (en) * 2012-12-17 2016-08-21 巨擘科技股份有限公司 Package structure and package method
US9059241B2 (en) * 2013-01-29 2015-06-16 International Business Machines Corporation 3D assembly for interposer bow
CN104465427B (en) * 2013-09-13 2018-08-03 日月光半导体制造股份有限公司 Encapsulating structure and semiconductor technology
EP3234744A4 (en) 2014-12-19 2018-07-11 3M Innovative Properties Company Adhesives to replace ink step bezels in electronic devices
US10163871B2 (en) * 2015-10-02 2018-12-25 Qualcomm Incorporated Integrated device comprising embedded package on package (PoP) device
JP6916471B2 (en) 2017-01-19 2021-08-11 株式会社村田製作所 Electronic components and manufacturing methods for electronic components
US9947634B1 (en) * 2017-06-13 2018-04-17 Northrop Grumman Systems Corporation Robust mezzanine BGA connector
US11282716B2 (en) * 2019-11-08 2022-03-22 International Business Machines Corporation Integration structure and planar joining

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5854507A (en) * 1998-07-21 1998-12-29 Hewlett-Packard Company Multiple chip assembly
US6025648A (en) * 1997-04-17 2000-02-15 Nec Corporation Shock resistant semiconductor device and method for producing same
US6054759A (en) * 1998-01-08 2000-04-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor chip and package with heat dissipation
US6188127B1 (en) * 1995-02-24 2001-02-13 Nec Corporation Semiconductor packing stack module and method of producing the same
US6239496B1 (en) * 1999-01-18 2001-05-29 Kabushiki Kaisha Toshiba Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same
US6265772B1 (en) * 1998-06-17 2001-07-24 Nec Corporation Stacked semiconductor device
US6316289B1 (en) * 1998-11-12 2001-11-13 Amerasia International Technology Inc. Method of forming fine-pitch interconnections employing a standoff mask
US6410988B1 (en) * 1997-04-24 2002-06-25 International Business Machines Corporation Thermally enhanced and mechanically balanced flip chip package and method of forming
US6960827B2 (en) * 2002-04-19 2005-11-01 Fujitsu Limited Semiconductor device and manufacturing method thereof
US7071028B2 (en) * 2001-07-31 2006-07-04 Sony Corporation Semiconductor device and its manufacturing method
US7276784B2 (en) * 2004-10-13 2007-10-02 Kabushiki Kaisha Toshiba Semiconductor device and a method of assembling a semiconductor device
US7317247B2 (en) * 2004-03-10 2008-01-08 Samsung Electronics Co., Ltd. Semiconductor package having heat spreader and package stack using the same

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2806357B2 (en) * 1996-04-18 1998-09-30 日本電気株式会社 Stack module
US6274929B1 (en) * 1998-09-01 2001-08-14 Texas Instruments Incorporated Stacked double sided integrated circuit package
US6369448B1 (en) * 2000-01-21 2002-04-09 Lsi Logic Corporation Vertically integrated flip chip semiconductor package
US7247932B1 (en) * 2000-05-19 2007-07-24 Megica Corporation Chip package with capacitor
JP3722209B2 (en) * 2000-09-05 2005-11-30 セイコーエプソン株式会社 Semiconductor device
JP2004281818A (en) * 2003-03-17 2004-10-07 Seiko Epson Corp Semiconductor device, electronic device, electronic apparatus, method for manufacturing carrier substrate, method for manufacturing semiconductor device, and method for manufacturing electronic device
JP2004281919A (en) * 2003-03-18 2004-10-07 Seiko Epson Corp Semiconductor device, electronic device, electronic apparatus, process for producing semiconductor device, and process for producing electronic device
JP4096774B2 (en) * 2003-03-24 2008-06-04 セイコーエプソン株式会社 SEMICONDUCTOR DEVICE, ELECTRONIC DEVICE, ELECTRONIC DEVICE, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, AND ELECTRONIC DEVICE MANUFACTURING METHOD
JP3786103B2 (en) * 2003-05-02 2006-06-14 セイコーエプソン株式会社 SEMICONDUCTOR DEVICE, ELECTRONIC DEVICE, ELECTRONIC DEVICE, AND SEMICONDUCTOR DEVICE MANUFACTURING METHOD
US7173325B2 (en) * 2003-08-29 2007-02-06 C-Core Technologies, Inc. Expansion constrained die stack
US7180165B2 (en) * 2003-09-05 2007-02-20 Sanmina, Sci Corporation Stackable electronic assembly
JP5116268B2 (en) * 2005-08-31 2013-01-09 キヤノン株式会社 Multilayer semiconductor device and manufacturing method thereof
JP4719009B2 (en) * 2006-01-13 2011-07-06 ルネサスエレクトロニクス株式会社 Substrate and semiconductor device
JP2007266111A (en) * 2006-03-27 2007-10-11 Sharp Corp Semiconductor device, laminated semiconductor device using the same, base substrate, and semiconductor device manufacturing method
JP5075463B2 (en) * 2007-04-19 2012-11-21 ルネサスエレクトロニクス株式会社 Semiconductor device
US20090039490A1 (en) * 2007-08-08 2009-02-12 Powertech Technology Inc. Mounting assembly of semiconductor packages prevent soldering defects caused by substrate warpage

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6188127B1 (en) * 1995-02-24 2001-02-13 Nec Corporation Semiconductor packing stack module and method of producing the same
US6025648A (en) * 1997-04-17 2000-02-15 Nec Corporation Shock resistant semiconductor device and method for producing same
US6410988B1 (en) * 1997-04-24 2002-06-25 International Business Machines Corporation Thermally enhanced and mechanically balanced flip chip package and method of forming
US6054759A (en) * 1998-01-08 2000-04-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor chip and package with heat dissipation
US6265772B1 (en) * 1998-06-17 2001-07-24 Nec Corporation Stacked semiconductor device
US5854507A (en) * 1998-07-21 1998-12-29 Hewlett-Packard Company Multiple chip assembly
US6316289B1 (en) * 1998-11-12 2001-11-13 Amerasia International Technology Inc. Method of forming fine-pitch interconnections employing a standoff mask
US6239496B1 (en) * 1999-01-18 2001-05-29 Kabushiki Kaisha Toshiba Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same
US7071028B2 (en) * 2001-07-31 2006-07-04 Sony Corporation Semiconductor device and its manufacturing method
US6960827B2 (en) * 2002-04-19 2005-11-01 Fujitsu Limited Semiconductor device and manufacturing method thereof
US7317247B2 (en) * 2004-03-10 2008-01-08 Samsung Electronics Co., Ltd. Semiconductor package having heat spreader and package stack using the same
US7276784B2 (en) * 2004-10-13 2007-10-02 Kabushiki Kaisha Toshiba Semiconductor device and a method of assembling a semiconductor device

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7532485B2 (en) * 2005-05-20 2009-05-12 Panasonic Corporation Multilayer module and method of manufacturing the same
US20060261472A1 (en) * 2005-05-20 2006-11-23 Junichi Kimura Multilayer module and method of manufacturing the same
US20110084405A1 (en) * 2005-08-31 2011-04-14 Canon Kabushiki Kaisha Stacking semiconductor device and production method thereof
US20090275172A1 (en) * 2005-08-31 2009-11-05 Canon Kabushiki Kaisha Stacking semiconductor device and production method thereof
US7863101B2 (en) * 2005-08-31 2011-01-04 Canon Kabushiki Kaisha Stacking semiconductor device and production method thereof
US20070141750A1 (en) * 2005-12-15 2007-06-21 Renesas Technology Corp. Method of manufacturing semiconductor device
US7951699B2 (en) * 2005-12-15 2011-05-31 Renesas Electronics Corporation Method of manufacturing semiconductor device
US20080150088A1 (en) * 2006-12-20 2008-06-26 Reed Paul A Method for incorporating existing silicon die into 3d integrated stack
US8110899B2 (en) * 2006-12-20 2012-02-07 Intel Corporation Method for incorporating existing silicon die into 3D integrated stack
TWI405212B (en) * 2007-06-29 2013-08-11 Intel Corp Memory array on more than one die and method for accessing it
US7619305B2 (en) * 2007-08-15 2009-11-17 Powertech Technology Inc. Semiconductor package-on-package (POP) device avoiding crack at solder joints of micro contacts during package stacking
US20090045523A1 (en) * 2007-08-15 2009-02-19 Powertech Technology Inc. Semiconductor package-on-package (POP) device avoiding crack at solder joints of micro contacts during package stacking
US20120074567A1 (en) * 2009-06-12 2012-03-29 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Vertical Interconnect Structure Between Non-Linear Portions of Conductive Layers
US8890328B2 (en) * 2009-06-12 2014-11-18 Stats Chippac, Ltd. Semiconductor device and method of forming vertical interconnect structure between non-linear portions of conductive layers
CN102938401A (en) * 2011-05-02 2013-02-20 三星电子株式会社 Stack packages having fastening element and halogen-free inter-package connector
US20140335657A1 (en) * 2011-05-02 2014-11-13 Samsung Electronics Co., Ltd Stack packages having fastening element and halogen-free inter-package connector
US9040351B2 (en) * 2011-05-02 2015-05-26 Samsung Electronics Co., Ltd. Stack packages having fastening element and halogen-free inter-package connector
CN110634806A (en) * 2018-06-21 2019-12-31 美光科技公司 Semiconductor device assembly and method of manufacturing the same
CN113053833A (en) * 2019-12-26 2021-06-29 财团法人工业技术研究院 Semiconductor device and manufacturing method thereof

Also Published As

Publication number Publication date
JP5116268B2 (en) 2013-01-09
JP2007096278A (en) 2007-04-12
US7863101B2 (en) 2011-01-04
US20110084405A1 (en) 2011-04-14
US20090275172A1 (en) 2009-11-05

Similar Documents

Publication Publication Date Title
US7863101B2 (en) Stacking semiconductor device and production method thereof
JP4620515B2 (en) Interposer, semiconductor device using the same, and method for manufacturing semiconductor device
US9263426B2 (en) PoP structure with electrically insulating material between packages
US6781241B2 (en) Semiconductor device and manufacturing method thereof
JP7203481B2 (en) Electronic component device manufacturing method
JPH1154658A (en) Semiconductor device, manufacture thereof and frame structure
US20180092211A1 (en) Printed circuit board, electronic device, and manufacturing method of printed circuit board
JP5980566B2 (en) Semiconductor device and manufacturing method thereof
JP2012204631A (en) Semiconductor device, semiconductor device manufacturing method and electronic apparatus
JP2000323624A (en) Semiconductor device and manufacture thereof
US10398026B2 (en) Laminated substrate and method of manufacturing laminated substrate
KR20100095031A (en) Method for manufacturing electronic component module
JP2001257239A (en) Manufacturing method of semiconductor device
JP2007103614A (en) Semiconductor device and manufacturing method thereof
US20100133722A1 (en) Semiconductor device manufacturing method
JP2010251547A (en) Semiconductor device and method of manufacturing the same
JP3908689B2 (en) Semiconductor device
JP5120304B2 (en) Printed wiring board with stiffener and method for manufacturing semiconductor package with heat sink
US20230199967A1 (en) Embedded printed circuit board
JP2006310415A (en) Module
JP3906130B2 (en) Manufacturing method of semiconductor device
JP4293088B2 (en) Manufacturing method of stacked semiconductor device
KR20070119790A (en) Stack package having polymer bump, manufacturing method thereof, and structure mounted on mother board thereof
JP4451874B2 (en) Manufacturing method of semiconductor device
JPH08181170A (en) Flip-chip-bonding method

Legal Events

Date Code Title Description
AS Assignment

Owner name: CANON KABUSHIKI KAISHA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUZUKI, TAKEHIRO;TAKEUCHI, YASUSHI;REEL/FRAME:018187/0447

Effective date: 20060825

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION