Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS20070117326 A1
Tipo de publicaciónSolicitud
Número de solicitudUS 11/625,789
Fecha de publicación24 May 2007
Fecha de presentación22 Ene 2007
Fecha de prioridad7 Jul 2004
También publicado comoUS7169675, US20060006427
Número de publicación11625789, 625789, US 2007/0117326 A1, US 2007/117326 A1, US 20070117326 A1, US 20070117326A1, US 2007117326 A1, US 2007117326A1, US-A1-20070117326, US-A1-2007117326, US2007/0117326A1, US2007/117326A1, US20070117326 A1, US20070117326A1, US2007117326 A1, US2007117326A1
InventoresChung Tan, Jinping Liu, Hyeokjae Lee, Keng Tee, Elgin Quek
Cesionario originalTan Chung F, Jinping Liu, Hyeokjae Lee, Tee Keng C, Quek Elgin K B
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Material architecture for the fabrication of low temperature transistor
US 20070117326 A1
Resumen
A structure and method for forming a carbon-containing layer in at least a portion of the end of range regions of implanted PAI and/or doped regions. The C-containing layer/region getters defects from the implanted PAI region or doped region. Example embodiments show a C-containing layer under at FET. Other example embodiments show an implanted C-containing regions implanted into the EOR region of implanted doped regions, such as pocket regions, S/D regions and SDE regions. Low temperature anneals can be used because the carbon-containing layer reduces defects.
Imágenes(23)
Previous page
Next page
Reclamaciones(19)
1 to 14 (Canceled)
15. A semiconductor structure comprising first and second regions and a carbon containing layer comprising:
a) a carbon containing layer in a substrate; said substrate comprised of crystalline structure including silicon;
b) a first region and a first end-of-range region in the substrate;
(1) said first end-of-range region is in said carbon containing layer;
c) a second region a second end-of-range region in the substrate;
(1) said second region end-of-range region in said carbon containing layer.
16. The semiconductor structure claim 15 wherein said carbon containing layer has a carbon concentration between 5E18 and 1E20 atom/cc.
17. The semiconductor structure of claim 15 wherein said carbon containing layer has a carbon concentration between 1E19 and 2E19 atom/cc.
18. The semiconductor structure of claim 15 wherein said first region has a first end-of-range region at least between a depth between 1.0*Rp-first region and 1.5*Rp-first region.
19. The semiconductor structure of claim 15 wherein said carbon containing layer is comprised of Si1-yCy alloy with y between about 0.001 and 0.005.
20. The semiconductor structure of claim 15 which further includes: said second region is deeper than said first region.
21. The semiconductor structure of claim 15 which further includes: said carbon containing layer extends from the top of the first end-of-range region to the bottom of said second end-of-range region.
22. The semiconductor structure of claim 15 said first region is a pocket region and said second region is a source/drain region and further includes a gate structure.
23 to 34 (Canceled)
35. A device having a carbon doped region comprising:
a) a carbon containing layer in or on a substrate; said substrate comprised of a crystalline structure including silicon;
b) a gate structure over said substrate; a channel region in said substrate under said gate structure;
c) pocket regions and pocket EOR regions in said substrate adjacent to said gate structure;
(1) said pocket regions at least partially in said substrate and said carbon containing layer;
(2) said pocket EOR regions have a depth at least between 1.0*RPpocket and 1.5*Rppocket;
(3) said pocket EOR regions at least partially in said carbon containing layer;
d) S/D extension regions in said substrate adjacent said gate structure;
e) spacers on the sidewalls of said gate structure;
f) source/drain regions and source/drain end-of-range regions in said substrate adjacent said gate structure;
(1) the source/drain end-of-range regions are within said carbon containing layer;
36. The device of claim 35 wherein said substrate is comprised of a lower strained region and a upper silicon cap; said lower strain region is comprised of Si1-yGey or Si-yCy where y is between 0.1 and 0.3.
37. The device of claim 35 wherein said carbon containing layer is grown using an epitaxy process on the surface of said substrate; said carbon containing layer diffuses up into the Si layer and down into the substrate during subsequent heat processes thereby the carbon contain layer has a retro grade profile.
38. The device of claim 35 wherein said carbon containing layer has a carbon concentration between 5E18 and 1E20 atom/cc.
39. The device of claim 35 wherein said carbon containing layer is comprised of S1-yCy alloy with y between about 0.001 and 0.005.
40. The device of claim 35 wherein carbon containing layer extends at least from the pocket projected range to the bottom of the source/drain end-of-range regions.
41. The device of claim 35 wherein said source/drain EOR regions are located at least between the depths of 1.0*RpSD and 1.5*RpSD; and said carbon containing layer extends between 1.0 and 2.0 times the depth of the projected range of the source and drain regions.
42. The device of claim 35 wherein said carbon containing layer extends at least from the projected range of the S/D extension region to the bottom of the source/drain end-of-range regions.
43 to 72 (Canceled)
Descripción
    BACKGROUND OF INVENTION
  • [0001]
    1) Field of the Invention
  • [0002]
    This invention relates generally to the structure and fabrication of a semiconductor device and more particularly to the fabrication of a carbon containing layer near doped regions in a transistor.
  • [0003]
    2) Description of the Prior Art
  • [0004]
    Semiconductor devices such as field effect transistors (FETs) have a source region, and a drain region formed in a semiconductor substrate and a gate formed over the channel region. The source and drain are formed in a semiconductor substrate by introducing impurities (dopants) into the substrate. The semiconductor body separates the source region and the drain region. The dopants used to form the source and drain regions are of a different polarity (n-type or p-type) than the semiconductor substrate body surrounding the source and drain regions. Consequently, substantially no current will pass from the source to the semiconductor body or from the drain to the semiconductor body.
  • [0005]
    There is a space-charge layer (or channel ) which separates both the source region from the semiconductor body and the drain region from the semiconductor body.
  • [0006]
    The usual method of introducing dopant atoms is ion implantation. During ion implantation, dopant atoms are ionized, accelerated and directed at a silicon substrate. They enter the crystal lattice of the silicon substrate, collide with silicon atoms and gradually lose energy, finally coming to rest at some depth within the lattice. The average depth can be controlled by adjusting the acceleration energy. The dopant dose can be controlled by monitoring the ion current during implantation. The principal side effect—disruption of the silicon lattice caused by ion collisions—is removed by subsequent heat treatment, i.e., annealing. Annealing is required to repair lattice damage and place dopant atoms on substitutional sites within the silicon substrate where they will be electrically active. Rapid thermal annealing is a term that covers various methods of heating wafers for short periods of time, e.g., 100 seconds, which enable almost complete electrical activation with diffusion of dopant atoms occurring within what had been previously regarded as tolerable limits.
  • [0007]
    However, during the anneal, damage from the ion implantation process, in the form of point defects, migrates laterally from the source and/or drain and into the semiconductor body and enhances dopant diffusion. This enhanced diffusion, known as transient enhanced diffusion (TED) changes the carefully tailored profile in the body of the device.
  • [0008]
    Transient enhanced diffusion occurs during post-implant annealing and arises from the fact that the diffusion of dopant atoms, particularly boron (B) and phosphorus (P), is undesirably enhanced by excess silicon (Si) self-interstitials generated by the implant. The generation of excess Si self-interstitials by the implant also leads to a phenomenon herein referred to as dynamic clustering whereby implanted dopant atoms form clusters or agglomerates in a semiconductor layer. These clusters or agglomerates are immobile and electrically inactive.
  • [0009]
    Recent investigations have been aimed at untangling the mechanisms of dopant diffusion in order to provide a sound basis for simulation programs designed to predict dopant diffusion during device processing. An additional challenge is the development of processing-compatible methods of controlling the diffusion of dopant atoms.
  • [0010]
    The FIG. 10 shows a typical implant doping profile at different implantation energies. Rp which is the projected range of the implantation is measured from the surface of the substrate in to the maximum region where the dopant lies.
  • [0011]
    The more relevant technical developments in the patent literature can be gleaned by considering the following:
  • [0012]
    U.S. Pat. No. 6,153,920 Gossmann, et al. Nov. 28, 2000—Process for controlling dopant diffusion in a semiconductor layer and semiconductor device formed thereby.
  • [0013]
    U.S. Pat. No. 5,731,626 Eaglesham, et al and U.S. Pat. No. 6,043,139 Eaglesham, et al.—Process for controlling dopant diffusion in a semiconductor layer—Diffusion of ion-implanted dopant is controlled by incorporating electrically inactive impurity in a semiconductor layer by at least one crystal growth technique.
  • [0014]
    U.S. Pat. No. 6,576,535 Drobny, et al. Jun. 10, 2003—doped epitaxial layer.
  • [0015]
    Chung Foong Tan, Eng Fong Chor, Jinping Liu, Hyeokjae Lee, Elgin Quek, and Lap Chan, “Influence of substitutional carbon incorporation on implanted-indium-related defects and transient enhanced diffusion”, Applied Physics Letters Vol 83(20) pp. 4169-4171. Nov. 17, 2003.
  • [0016]
    Nishikawa, S., et al., “Reduction of transient boron diffusion in preamorphized Si by carbon implantation,” Appl. Phys. Lett., 60(18), May 4, 1992.
  • [0017]
    King et al., “Defect evolution of low energy, amorphizing germanium implanted in silicon”, Journal of Applied Physics, Vol. 93, # 5, march 2003, pp 2449-2452.
  • [0018]
    Nishikawa et al., “Elimination of secondary defects in preamorphized Si by C+ implantation”, Appl. Phys. Lett 62 (3) 18 Jan. 1993, pp 303-305.
  • [0019]
    Noda, Indium segregation into dislocation loops induced by ion implanted damage in Si”, Journal Of Applied Physics v. 93, # 3, 1 Feb. 2003, pp. 1428-1431.
  • SUMMARY OF THE INVENTION
  • [0020]
    Embodiments of the present invention provides a structure and a method of manufacturing a device which is characterized as follows.
  • [0021]
    An example embodiment is a method to form first and second regions and a carbon containing layer using implantation processes comprising:
  • [0022]
    forming a carbon containing layer in a substrate; said substrate comprised of crystalline structure including silicon;
  • [0023]
    implanting ions to form a first region and a first end-of-range region in the substrate; at least a portion of said first end-of-range region is in said carbon containing layer;
  • [0024]
    implanting ions to form a second region and a second end-of-range region in the substrate; at least a portion of said second region end-of-range region is in said carbon containing layer.
  • [0025]
    Another example embodiment is a semiconductor structure comprising:
  • [0026]
    first and second regions and a carbon containing layer comprising: a carbon containing layer in a substrate; said substrate comprised of crystalline structure including silicon;
  • [0027]
    a first region and a first end-of-range region in the substrate; said first end-of-range region is in said carbon containing layer;
  • [0028]
    a second region a second end-of-range region in the substrate; said second region end-of-range region in said carbon containing layer.
  • [0029]
    Other example embodiments are defined in the claims and specification below.
  • [0030]
    The above and below advantages and features are of representative embodiments only, and are not exhaustive and/or exclusive. They are presented only to assist in understanding the invention. It should be understood that they are not representative of all the inventions defined by the claims, to be considered limitations on the invention as defined by the claims, or limitations on equivalents to the claims. For instance, some of these advantages may be mutually contradictory, in that they cannot be simultaneously present in a single embodiment. Similarly, some advantages are applicable to one aspect of the invention, and inapplicable to others. Furthermore, certain aspects of the claimed invention have not been discussed herein. However, no inference should be drawn regarding those discussed herein relative to those not discussed herein other than for purposes of space and reducing repetition. Thus, this summary of features and advantages should not be considered dispositive in determining equivalence. Additional features and advantages of the invention will become apparent in the following description, from the drawings, and from the claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0031]
    The features and advantages of a semiconductor device according to the present invention and further details of a process of fabricating such a semiconductor device in accordance with the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:
  • [0032]
    FIG. 1A-1 and 1A-2, 1B, 1C1D show a method and structure according to first example embodiment of the invention. FIGS. 1A-1 and 1A-2 show the formation of the doped or implanted region 104 and the carbon-containing layer 112 according to an example embodiments of the invention.
  • [0033]
    FIG. 2A, 2B, 2C 2C-1, 2D, 2E and 2F and 2G show a method and structure according to example embodiment of the invention.
  • [0034]
    FIGS. 3A, 3B, 3C show a method and structure where the C-containing layer is in different positions/depths according to example embodiments of the invention.
  • [0035]
    FIG. 4A and 4B show a second aspect of an embodiment, where the carbon containing layer 20 can be formed by an growth or deposition process.
  • [0036]
    FIGS. 5A, 5B, 5C 5D, 5E, 5F, 5G and 5H show a method and structure for an example embodiment where the substrate structure comprises a strained layer.
  • [0037]
    FIGS. 6A, 6B, 6C and 6D show a method and structure for an example embodiment wherein the carbon-containing layer diffuses up towards the surface and down towards the substrate center to create a “retrograded C-containing layer”
  • [0038]
    FIG. 7A shows an example embodiment for a structure and method for forming implanted C-containing regions in a semiconductor device in the projected range and EOR ranges of implanted (doped or PAI) regions such as SDE, S/D, pocket implant regions.
  • [0039]
    FIGS. 7B-1, 7B-2 and 7B-3 illustrate in general, an aspect of the example embodiment where we form an implanted C-containing region and a EOR region within the doped region. FIG. 7B-1 shows an implanted doped region and an EOR region. FIG. 7B-2 shows a rough concentration profile on an implanted region. FIG. 7B-3, shows we form a C-containing layer about in the projected region and the EOR region.
  • [0040]
    FIGS. 8A 8B and 8C show an example embodiment where a C-containing layer is formed in the EOR of a pre-amorphization implant (PAI).
  • [0041]
    FIGS. 9A and 9B are XTEM Images showing samples prepared after annealing at RTP 650° C. for 20 sec according to example embodiments. FIG. 9A has a C-containing layer that reduced defects.
  • [0042]
    FIG. 9C illustrates the TOF-SIMS measurement performed on samples with and without the embodiments C-containing layer.
  • [0043]
    FIG. 9D is an XTEM image that shows the presence of EOR dislocations in the sample without the incorporation of carbon.
  • [0044]
    FIG. 9E is an XTEM image showing the absence of EOR defect band with the presence of the embodiment's substitutional carbon layer for 0.1% carbon incorporation subjected to spike annealing temperature of 1050° C.
  • [0045]
    FIG. 9F shows SIMS measurements of indium ion for samples with and without the c-containing layer.
  • [0046]
    FIG. 9G, shows a graph comparing the junction leakage of a diode with and without the embodiment's carbon containing layer (Si1-yCy).
  • [0047]
    FIG. 9H shows a graph of Ileak v Vbias for a FET with a carbon-containing layer and without.
  • [0048]
    FIG. 10 shows a typical implant doping profile at different implantation energies according to the prior art.
  • DETAILED DESCRIPTION OF THE EXAMPLE EMBODIMENTS
  • [0049]
    The present invention will be described in detail with reference to the accompanying drawings. The example embodiments of the present invention provide structures and methods of forming a device having a carbon (C) containing layer. The embodiments below are examples and can be modified. The invention is defined by the claims.
  • I. Overview of the Example Embodiments
  • [0050]
    Some major example embodiments comprise the following:
    • embodiment—FET with carbon-containing layer between the Rp of a first implanted region to the bottom of the EOR region of a second implanted region at a lower depth than said first implanted region (e.g., FIG. 1-D).
    • embodiment—FET with carbon-containing layer (e.g., FIG. 2H)
      • a) (first aspect) carbon-containing layer formed by ion implant (e.g., FIGS. 2A-2D)
      • b) (second aspect) carbon-containing layer formed by a growth process (e.g., FIGS. 4A-4B)
    • embodiment—FET with carbon-containing layer and Strained region (e.g., FIGS. 5E-5H)
      • a) first aspect—strained region formed by growth or cvd process. (e.g., FIGS. 5A-5D)
      • b) second aspect—strained region formed by implant process. (e.g., FIG. 5E)
    • embodiment—C-containing layer that is diffuses during an anneal to form a retrograde C concentration profile C-containing layer (e.g., FIGS. 6A-6D)
    • embodiment—Implanted C-containing layers in the projected regions and EOR regions of implanted doped regions (E.g. S.D, SDE, Pocket regions). (e.g., FIG. 7A)
    • embodiment—C-layer in EOR Regions of PAI regions (e.g., FIG. 8C)
  • [0061]
    These non-limiting example embodiments are explained in more detail below. Additional major example embodiments are also described in the specification and claims.
  • II. Definitions and Abbreviations
  • [0062]
    The terms are defined and explained as follows:
    • c-layer—carbon containing layer
    • carbon layer—carbon containing layer
    • projected range (Rp) is the median depth of the implanted ions (before anneal).
    • EOR (end of range) region is a region typically below the Rp that contains defects from the ion implantation that creates an amorphous region. The location of the EOR region is highly depend on the implant process. An estimate of the region of the EOR defects location is the region between 1.0 Rp and 2.0 Rp, but does not have to extend totally between 1.0 Rp and 2.0 Rp. For larger implant species and at high doses of greater than 1E15 ions/sq-cm, the EOR range may extend from 1.5 Rp to 1.8 Rp or from 1.5 Rp to 2.0 Rp. The EOR region typically begins at the 1.0*Rp and extends down to a depth where most of the EOR defects are located (e.g., down to a depth of between 1.5 Rp to 2.0 Rp).
  • [0067]
    End of range region (EOR region) is the region in or under an implanted region that preferably contains 90% or more of the EOR defects.
  • [0068]
    In the figures, the EOR defects are drawn only outside the doped regions (e.g., source drain and halo regions) because the EOR defects when present outside and /or below these doped region causes severe leakage. If the EOR defects are in the doped region the leakage is considerable less.
    • End of range defects—are typically created by an implant that amorphrized the crystal (e.g., Si) structure. The EOR is typically below the crystal/amorphous interface in an implanted region.
    • Junction depth or depth of doped region—defined as depth from substrate surface where the n and p concentration are about equal. Schematically, the drawn junctions represent the boundary at which the n-type and p-type dopant are equal. These can be adjusted with adjusting the implant profiles either with different implant energy, dose and species type. In general, in the figures, the junction depth of the doped regions corresponds to a dopant concentration about 1E17 atom/cc.
    • SDE—source drain extension
    • PAI region—pre-amorphization implant region
  • III. Overview—General Example Embodiment
  • [0073]
    Some example embodiments form a carbon-containing layer in the EOR regions of an implanted (e.g.,) doped region in a silicon containing substrate. The carbon-containing layer and the implanted region can be formed in any order. The carbon-containing layer helps reduce defects from the implant that formed the implanted or doped region.
  • [0074]
    FIGS. 1A-1 and 1A-2 show the formation of the doped (can be active or non-active ion) or implanted region 104 and the carbon-containing layer 112. These steps may be formed in any order.
  • [0075]
    Referring to FIG. 1A-1, a region 104 is formed by an implant process. FIG. 1A-1 shows the depth of the projected range (Rp) or (1*Rp) of the implant and 2times the depth of the projected range (2*Rp).
  • [0076]
    FIG. 1A-2 shows a carbon-containing layer 112 in a substrate. The carbon-containing layer 112 is preferably formed at in at least the EOR region of the implanted region. The EOR region is estimated to be at about at depth between 1*Rp and 2.0*Rp of the subsequently formed doped region.
  • [0077]
    Preferably the substrate is a crystalline Si substrate. Preferably the substrate is comprised of silicon. In an example embodiment the substrate is comprised of a lower strained region and an upper silicon cap; the lower strain region is comprised of Si1-yGey or Si1-yCy where y is between 0.01 and 0.3. The substrate can be any substrate structure used in semiconductor manufacture , such as, but not limited to SOI substrates.
  • [0078]
    Preferably the C-containing layer has a concentration between 5E18 and 1E20 Atoms/cc.
  • [0079]
    Preferably the carbon containing layer is comprised of Si1-yCy alloy with y between about 0.001 and 0.005.
  • [0080]
    Preferably the C-containing layer is positioned at least in the EOR region of the doped region or regions(s). The doped regions can include the PAI, SDE, pocket, and/or S/D regions in any combination.
  • [0081]
    Preferably, the C-containing layer is positioned between the projected range of the doped region (Rpdr) and 2.0 times the projected range of the doped region (2*Rpd). More preferably, the C-containing layer is positioned between the projected range of the doped region (Rpdr) and 1.5 times the projected range of the doped region (1.5*Rpdr).
  • [0082]
    Referring to FIG. 1B, the doped region 104, the end-of-range (EOR) defects 108, and the carbon-containing layer are shown.
  • [0083]
    Referring to FIG. 1C, the substrate is annealed and the end-of-range (EOR) defects 108 are reduce because of the carbon-containing layer.
  • [0084]
    The doped region and the carbon-containing layer are preferably annealed at a temperature between 625 and 900° C. and more preferably between 650 and 850° C.; and most preferably between 650 and 800° C. The anneal is preferably performed for a time between 1 and 60 seconds and more preferably between 10 and 30 seconds. The carbon containing layer 112 (Si1-yCy) getters defects and allows the lower anneal temperature. The C-layer will diffuse during the anneal and may diffuse up above 1.0 Rp and down below 1.5 Rp to about 2.0 Rp.
  • [0085]
    Preferably, the carbon-containing layer is not positioned in a channel region of an FET.
  • [0000]
    A. C-containing Layer Between Two Implanted Regions
  • [0086]
    The C-containing layer can extend over and between the EOR regions two or more implanted regions. For example, referring to FIG. 1D, a first region 104 and a second region 105 are implanted in a substrate 100. A carbon-containing layer 112 is formed that extends from the top of the shallower EOR region (e.g., second region 105—the Rp of second region) to about the bottom of the lower EOR region (e.g., first region 104—1.5*Rp-1st region). The implanted regions and carbon-containing layer can be formed in any order. FIG. 1D is shown post anneal.
  • [0087]
    As a further example, the first region could be a source/drain region and the second region could be a pre-amorphization region (PAI region), pocket or SDE region. The regions are shown is a simplified layout only for illustration and can be configured/positioned differently in a device.
  • [0088]
    The following are non-limiting examples of the location of carbon-containing layer in different aspects of the embodiment:
    • aspect—carbon-containing layer only extends from Rp-PAI to 1.5 Rp SD
    • aspect—c-layer extends only between Rp-SDE and 1.5*Rp SD
    • aspect—c-layer only extends between Rp-pocket and 1.5*Rp SD
    • aspect—c-layer only extends between Rp-SD and 1.5*Rp SD
    • aspect—c-layer only extends between Rp-SD and 1.5*Rp SD
    • aspect—carbon-containing layer only extends between 1 Rp-PAI to 1.5*Rp-PAI
    • aspect—carbon-containing layer only extends between 1 Rp-SDE to 1.5*Rp-SDE
    • aspect—carbon-containing layer only extends between 1 Rp-pocket to 1.5*Rp-pocket
    • aspect—carbon-containing layer only extends between 1 Rp-SD to 1.5*Rp-SD
  • IV. Embodiment—First Aspect-FET with C-containing Layer—e.g., FIGS. 2A-2H
  • [0098]
    A main feature of the aspect shown in FIG. 2H is that preferably a carbon containing layer 20 (Si1-yCy) extends at least from the projected range of the SDE (Rp-SDE or RPSDE) through to the bottom of the source/drain end-of-range (EOR) region (e.g., 1.5 to 2.0 times RpSD).
  • [0099]
    The dopant end of range (EOR) region is typically found at a depth at least between about 1 to 1.5 times the Rp implanted species and more preferably between found at a depth between about 1 to 1.8 times the Rp implanted species and could be found at a depth between about 1 to 2.0 times the Rp implanted species.
  • [0100]
    In a first aspect of the embodiment, the carbon containing layer 20 can be formed by an implant process. (See e.g., FIGS. 2A to 2D).
  • [0101]
    In a second aspect of the embodiment, the carbon containing layer 20 can be formed by an growth or deposition process. (See e.g., FIGS. 4A to 4B) The carbon containing layer 20 (Si1-yCy) getters defects from the SDE, pocket and S/D implants. The carbon containing layer 20 (Si1-yCy) is preferably not in the channel region.
  • [0102]
    The post S/D formation anneal, is preferably performed at a low temperature below 800° C. and preferably between 650 and 850° C. for between 5 seconds and 10 minutes. The carbon containing layer 20 (Si1-yCy) getters defects and allows the lower anneal temperature.
  • [0000]
    A. First Aspect of the Example Embodiment—Carbon Containing Layer can be Formed by an Implant Process
  • [0103]
    Forming a Carbon Containing Layer 20 in a Substrate
  • [0104]
    Referring to FIG. 2A, a substrate 10 that has an upper crystalline silicon surface is shown.
  • [0105]
    The substrate may be a substrate employed within a microelectronics fabrication. Although not specifically illustrated within the schematic cross-sectional diagram of FIG. 1A, the substrate 10 may be the substrate itself employed within the microelectronics fabrication, or in the alternative, the substrate may be the substrate employed within tile microelectronics fabrication, where the substrate has formed thereupon or thereover any of several additional microelectronics layers as are conventionally employed within the microelectronics fabrication.
  • [0106]
    The substrate is preferably a silicon wafer. The substrate may further comprise wells.
  • [0107]
    Implantation to form a C-containing Layer
  • [0108]
    As shown in FIG. 2B, a carbon containing layer 20 is formed by implanting carbon ions into the substrate.
  • [0109]
    Preferably the carbon layer 20 overlaps with the EOR of the a subsequent (dopant) implanted region. The carbon dose is preferably between 7.5 E 18atoms/sq-cm and 1E20 atoms/sq-cm. The carbon implant can be either an amorphous or non-amorphous implant, and is preferably a non-amorphous implant.
  • [0110]
    As shown in FIG. 2C, the preferably the carbon implant projected range (Rp) overlaps the entire EOR of the dopant region (s) that we are using the c-layer to getter defects. Preferably the carbon layer Rp (Rpc) is extents to depths between about 1 Rp-dopant to 2 times Rp-dopant (2*RPdopant) and about preferably extends between 1.0 and 1.8 Rp-dopant and most preferably between 1.0 and 1.5 Rp-dopant.
  • [0111]
    As shown in FIG. 2C-1, the carbon layer preferably has a thickness (where the C concentration is greater than about 5E18 atom/cc) relative to the dopant region of between about 1.0 Rpdopant to 2.0 Rpdopant. The Rp-carbon can preferably be between 0.9 and 1.6 Rp-dopant and more preferably of about between 1.0 and 1.5 Rp-dopant.
  • [0112]
    For example, the dopant can be the, PAI region (e.g., C or Si implant ions), SDE (source-drain extensions), the pocket region, and/or the source/drain regions.
  • [0113]
    The substrate and C-containing layer is preferably annealed after the dopant implant, such as after the source/drain implant.
  • [0114]
    The carbon containing layer 20 can be comprised of SiyC1-y. The carbon containing layer 20 is preferably comprised of SiyC1-y alloy and preferably has a concentration with y between about 0.001 and 0.005.
  • [0115]
    The carbon containing layer 20 is preferably comprised of SiyC1-y alloy and preferably has a C concentration of between 5E18 and 1E20 atoms/cc and more preferably of between 1E19 and 2E19 atoms/cc.
  • [0116]
    FIG. 2E shows the carbon-containing layer 20 at a depth below the substrate 10 surface with a region 30A of silicon-containing region above the carbon-containing layer 20.
  • [0117]
    Form A Gate Structure
  • [0118]
    Referring to FIG. 2E, we form a gate structure 40 over the substrate 10. A channel region 42 is in the substrate 10 under the gate structure.
  • [0119]
    The gate structure is preferably comprised of a gate dielectric 34, a gate electrode 36 and first gate spacers 38.
  • [0120]
    Implanting Ions To Form A Pocket Region
  • [0121]
    Referring to FIG. 2F, we implant ions to form a pocket region 44, a pocket EOR region and pocket EOR interstitials 45 in the pocket EOR region.
  • [0122]
    The pocket regions 44 is at least partially in the carbon containing layer 20. The pocket region 44 has the opposite impurity type as the SDE and S/D regions. The pocket regions 44 preferably has about the same concentration as the substrate or well and channel region.
  • [0123]
    The depth for the pocket region 44 and the pocket EOR region depends on the technology node of the device being formed.
  • [0124]
    Form S/D Extension Regions
  • [0125]
    As shown in FIG. 2F, we form source drain extension regions (S/D extension regions 50, SDE ) in the substrate adjacent the gate structure.
  • [0126]
    The SDE regions preferably have a depth between 10 and 50 nm and a concentration between 1E19 and 1E21 atom/cc.
  • [0127]
    The SDE implant also forms EOR defects (not shown) in a SDE EOR region.
  • [0128]
    Forming S/D Spacers
  • [0129]
    As shown in FIG. 2G, we form S/D spacers 52 on the sidewalls of the gate structure 40. The S/D spacers 52 can be formed over existing spacers 28.
  • [0130]
    Forming Source/Drain Regions
  • [0131]
    As shown in FIG. 2G, we form source/drain regions 54 in the substrate adjacent the gate structure. Schematically, the drawn junctions represent the boundary at which the n-type and p-type dopant are equal. These can be adjusted with adjusting the implant profiles either with different implant energy, dose and species type.
  • [0132]
    The source/drain regions 54 formed by an ion implant process where preferably the S/D EOR region are in the C-containing layer 20.
  • [0133]
    The region between about Rp and 1.5 Rp is an estimate of the region of the EOR defects location. For larger implant species and at high doses of >1E15 the EOR may extend from 1.5 Rp to 1.8 Rp. In the figures, the EOR defects are drawn only outside the source drain and halo region because the defects when present in these region causes much severe leakage compared to if the defect is present in the source-drain region itself.
  • [0134]
    Position Of The C-containing Layer
  • [0135]
    Preferably the dopant regions and carbon-containing layer are positioned so that the carbon containing layer extends between the RpSDE to the bottom of the S/D EOR region (e.g., 2.0*RpSD). Substantially all of the channel region is preferably not the carbon containing layer.
  • [0136]
    The depths of the source/drain regions 54, source/drain projected range source/drain EOR regions depend on the technology.
  • [0137]
    The projected range and end-or-range regions for the SDE regions, pocket implant region, and the source/drain implant regions are preferably in the carbon containing layer.
  • [0138]
    In other aspects of the embodiment, any combination of the projected range and end-or-range regions for the (a) PAI regions (b) SDE regions, (c) pocket implant region, and (d) the source/drain implant regions are in the carbon containing layer.
  • [0139]
    Annealing the Substrate
  • [0140]
    Still referring to FIG. 2H, we preferably anneal the substrate (in a post S/D anneal) whereby the carbon containing layer acts as a sink for defects (e.g., interstitials) from the pocket implant, and source/drain implant.
  • [0141]
    The c-layer anneal performed at a temperature between 650 and 850degree C. and for a time between 1 and 60 seconds and more preferably between 10 and 30 seconds. Preferably this C-containing layer anneal is the higher temperature anneal the device is subjected to.
  • [0142]
    Depending on the technology, there may be anneals before the post S/D anneal, such as post SDE.
  • [0143]
    The carbon containing layer 20 (Si1-yCy) getters defects from the SDE, pocket and S/D implants. The carbon containing layer 20 (Si1-yCy) is preferably not in the channel region. The channel region depth is a function of the device and technology and varies with the electric field. Currently, the channel region has a depth of from about 3 Å to about 10 Å.
  • [0000]
    B. Example Positions of the Carbon Containing Layer
  • [0144]
    FIG. 3A shows an aspect where the SDE EOR region is in the c-layer.
  • [0145]
    FIG. 3B shows an aspect where the pocket EOR region is in the c-layer.
  • [0146]
    FIG. 3C shows an aspect where the SD EOR region is in the C-containing layer.
  • [0147]
    Other combinations of aspects are possible.
  • V. Second Aspect of Example Embodiment—C-containing Layer Formed by a Growth Process
  • [0148]
    In a second aspect for forming the carbon-containing layer, a growth process is used to form the carbon-containing layer.
  • [0149]
    Referring to FIG. 4A, we form a carbon containing layer 20 over or on a substrate 10.
  • [0150]
    The carbon containing layer 20 can be formed by a growth method such as chemical vapor deposition or epitaxy growth. Most preferably the carbon containing layer 20 comprised of SiyC1-y is formed by a epitaxial growth process. The carbon containing layer 20 preferably has parameters (e.g., thickness, concentration) as described above.
  • [0151]
    Referring to FIG. 4B, we form a silicon layer 30 (or silicon containing layer) over or on the carbon containing layer 20.
  • [0152]
    The silicon layer 30 is preferably comprised of a silicon epitaxy layer formed by an epitaxy process. The silicon layer is preferably a crystalline Si.
  • [0153]
    For a given technology, the silicon layer 30 (e.g., silicon cap layer) preferably has a thickness between 200 and 500 Å.
  • [0154]
    The silicon layer 30 preferably has a thickness about 0.5*thickness of the gate oxide+(1-1.5*RpSDE). For example if tox (Thickness of gate oxide)=20 Å, RPSDE=20 nm then TSicap=31 nm.
  • [0155]
    The process continues as explained above in the first aspect and shown in FIGS. 2E thru 2G.
  • VI. Example Embodiment—Substrate Structure Further Comprises a Strained Region
  • [0156]
    In a example embodiment, shown in FIGS. 5A to 5H, the substrate structure includes a strained layer. The structure is preferably comprised of a lower strained region (110) and overlying upper (unstrained) silicon cap 116. The lower strain region 110 is preferably comprised of Si1-yGey or Si1-yCy where y is between 0.001 and 0.0003.
  • [0157]
    In a first aspect, the strained region is formed by growth or chemical vapor deposition process. (e.g., FIG. 5A to 5H)
  • [0158]
    In a second aspect, the strained region is formed by implant process.
  • [0159]
    The embodiment is discussed in more detail below.
  • [0000]
    A. First Aspect—Grown Strained Layer
  • [0160]
    In the first aspect of the embodiment, as shown FIGS. 5A to 5D, 5E to 5H, substrate structure is comprised of a substrate 10, a lower strained region 110 and a upper silicon cap 116.
  • [0161]
    Referring to FIG. 5A, a substrate 10 is shown.
  • [0162]
    Referring to FIG. 5B, a strained region 110 is formed over the substrate 10. The strained inducing material is preferably grown on the substrate to a thickness sufficient to induce strain in silicon i.e., Si1-xGex, or Si1-xCxwhere x is between about 1 and 30% and more preferably x is between about 1 and 10%.
  • [0163]
    Referring to FIG. 5C, a carbon containing layer 120 is formed over the strained region 110. The carbon containing layer is preferably deposited or grown along with the strained region whose intended position is dependent on the implantations of the S/D SDE.
  • [0164]
    Referring to FIG. 5D, an optional silicon layer 116 is formed over the carbon containing layer 120. The silicon layer is preferably comprised of silicon, but can have other elements. The carbon containing layer is comprised of a upper silicon layer 116 and a lower carbon containing layer 120. Preferably in this technology, the silicon (containing) layer 116 has a thickness between 0 and 100 Å and more preferably between 5 and 100 Å. The silicon layer is preferably not strained. The desired channel location and stress/strain can determine thickness of the silicon layer. For example, for a compressive strain channel, for a Si1-yGey strained region 110, a Si-layer is not formed. For example, for a compressive strain channel, for a Si1-yCy strained region 110, a Si-layer preferably has a thickness between 60 and 100 Å.
  • [0165]
    For example, for a tensile strain channel, for a Si1-yGey strained region 110, a Si-layer preferably has a thickness between 60 and 100 Å. For example, for a tensile strain channel, for a Si1-yCy strained region 110, a Si-layer is not formed.
  • [0000]
    B. Second Aspect—Strained Region is Formed by Implant Process.
  • [0166]
    In a second aspect, the strained region is formed by an implant process. For example, Ge or C ions can be implanted into the substrate. The process continues as discussed below. For example, referring to FIG. 5D, a strained layer 110 formed by an implanted. Also referring to FIG. 5D, the C-containing layer 120 can also be a strained layer.
  • [0000]
    C. Steps to from Device—FIGS. 5E to 5H
  • [0167]
    Referring to FIG. 5E, processes are performed to form a structure preferably has a carbon containing region 120 (carbon rich region) and strain region 110, a silicon cap 116, a gate dielectric 34, a gate electrode 36 and gate spacers 38.
  • [0168]
    The carbon containing region 120 and the strained region 110 are preferably formed using an epitaxy process and more preferably a RPCVD process.
  • [0169]
    The strained region 110 is preferably comprised of Si1-xGex or Si1-xCx where x is between about 1 and 30% and more preferably x is between about 1 and 10% and preferably has thickness of about 1 μm (0.8 to 1.2 μm) to induce strain in the channel.
  • [0170]
    Referring to FIG. 5F, a pocket implant is performed to form a pocket region 44. A pocket end-of-range (EOR) region and pocket interstitials 45 are undesirably formed.
  • [0171]
    Referring to FIG. 5G, spacers 52 are formed over the gate structure sidewalls. The spacers 52 can be formed over the (first) spaces 38.
  • [0172]
    Next, source/drains 54 are formed by a S/D implant. S/D interstitials 55 are undesirably formed in a S/D end-of-range (EOR) region.
  • [0173]
    Referring to FIG. 5H, the structure is annealed where preferably the interstitials are removed.
  • [0174]
    The carbon rich layer 120 preferably extents between (a) 1 to 1.5 RpSDE and 1.0 to 2.0 RpS/D.
  • VII. Embodiment—“Retrograded C-containing Layer”
  • [0175]
    In another example embodiment, a “thin” C-containing layer is formed in a substrate. When the thin C-containing layer is anneal, the carbon-containing layer diffuses up towards the surface and down towards the substrate center to create a “retrograded C-containing layer”. This reduces the C in or near the channel region of the FET.
  • [0176]
    Referring to FIG. 6A, the thin C-containing layer 220 is formed in or on a substrate 220. The C-containing layer 220 is preferably formed by an epitaxy process.
  • [0177]
    As shown in FIG. 6B, a silicon layer 230 is formed on or over the thin C-containing layer 220. The “thin” C-containing layer 220 (no anneal) preferably has a thickness between ˜30 and 60 nm. The carbon-containing layer (before anneal) preferably has a concentration between 1E19 and 1E20 atom/cc.
  • [0178]
    As shown in FIG. 6C, we anneal the thin C-containing layer 220 to form a retrograde C-containing layer 220A. The retrograde retrograde C-containing layer 220A has outdiffusions 220C and center part 220B. The thin C-containing layer preferably is formed in the substrate in the subsequently formed EOR region of the source/drain region.
  • [0179]
    The carbon-containing layer (after anneal) preferably has a concentration between 1E18 and 1E20 atom/cc. The carbon-containing layer concentration is reduced after anneal because the C diffuses during the anneal. The carbon-containing layer 220A (after anneal) preferably extends at least between RpSDE and 1.8*RpS/D
  • [0180]
    FIG. 6D shows a FET device formed on a substrate. Referring to FIG. 6E, the following are formed: gate structure, SDE, pocket region, S/D regions. The retrograde C-containing layer 220A is shown after the anneal. The retrograde C-containing layer 220A preferably extends from the Rp of the S/D region to 1.5 Rp of the S/D region.
  • [0181]
    The C concentration on the top and bottom regions is preferably between 1E18 and 1E 19 and the C concentration in the center of the region 1E19 to 1E20 atoms/cc.
  • [0182]
    Preferably the retrograde C-containing layer 220A is deep in the substrate away from the channel region and preferably in the EOR region of the source/drain region.
  • [0183]
    The carbon in the carbon containing layer diffuses up into the Si layer 30 and down into the substrate during subsequent heat processes thereby the carbon contain layer has a retro grade profile. During subsequent thermal processing steps, the carbon layer diffuses both way, both upward towards the surface of the silicon and deeper into the silicon substrate. The upward diffusion of the carbon impurity would cause graded profile where high concentration is obtained at the region where carbon is grown and its concentration decreases towards the silicon surface, decreasing the occurrence of accumulation of carbon species at the channel region.
  • [0184]
    In another embodiment, preferably the retrograde carbon containing region extends between the Rp-SDE and the bottom of the S/D EOR region (e.g., 1.5 to 2.0*Rp-SD).
  • VIII. Embodiment—Method for Forming an Implanted C-regions in EOR Regions
  • [0000]
    A. Overview
  • [0185]
    Referring to FIG. 7A, in an example embodiment, a structure and method are described for forming implanted C-containing regions in a semiconductor device in the projected range and EOR ranges of implanted (doped or PAI) regions such as SDE, S/D, pocket implant regions.
  • [0186]
    As shown in FIGS. 7B-1, 7B-2 and 7B-3, in general, an aspect is that we form an implanted C-containing region and a EOR region within the doped region.
  • [0187]
    FIG. 7B-1 shows an implanted doped region and an EOR region.
  • [0188]
    FIG. 7B-2 shows a rough concentration profile on an implanted region. The EOR region usually is present at a depth between 1 Rp and 1.8 Rp or more usually between about 1 Rp and 1.5 Rp.
  • [0189]
    As shown in FIG. 7B-3, we form a C-containing layer about in the projected region and the EOR region. The C-containing layer is preferably formed by an implant process. The C-containing layer getters defects from the doped region and EOR region. The carbon-containing layer extends from between a depth 1.0 Rpdopant and 2.0*Rp dopant. The carbon-containing layer preferably has a concentration above 5E 18 atoms/cc from between a depth at the Rpdopant and 2.0 Rpdopant.
  • [0190]
    The carbon-containing layer more preferably has a concentration between 5E 18 and 1E20 atoms/cc from between a depth at the RPdopant and 2.0 Rp dopant. The carbon-containing layer preferably as a RpC containing-layer located between Rpdopant and 1.5 Rpdopant.
  • [0191]
    For the embodiment, the parameters for the C-implant and C-containing layers are as described above unless otherwise noted.
  • [0000]
    B. Form a Gate Structure
  • [0192]
    Referring to FIG. 7A, we provide a substrate 300. The substrate is preferably a pure semiconductor material(s) such as a Si wafer or a Si/Si strained Si structure.
  • [0193]
    We form a gate structure 340 over the substrate. A channel region 342 is in the substrate under the gate structure.
  • [0000]
    C. Form a Pocket Region and a Pocket EOR Region
  • [0194]
    We implant ions to form a pocket region 344, pocket projected range region and a pocket EOR region (not shown but roughly located in the carbon-containing pocket EOR layer 345 ) in the substrate.
  • [0195]
    The pocket implant process can comprise As, B, BF2+.P or P ions at a dose between 1E13 and 1E14 ions/sq-cm, at an energy sufficient to located the pocket implant region below the SDE but shallower than the S/D region.
  • [0000]
    D. Form a Carbon-containing Pocket EOR Region
  • [0196]
    We implant C ions preferably at least into the pocket EOR regions to form a carbon-containing pocket EOR region 345. The Rp of the C-containing pocket region is preferably between 1*Rppocket and 2*RPpocket and more preferably between 1*RPpocket and 1.5 RPpocket.
  • [0197]
    The carbon-containing pocket EOR region 345 preferably a carbon concentration between 5E18 and 1E20 atom/cc.
  • [0198]
    For example, for a B pocket implant of 1E15/sq-cm at 30 Kev, an example of the C-implant process parameters are: 7E13 ions/sq-cm at between 35-40 KeV at same twist and tilt angle as the pocket implant.
  • [0199]
    In general, the implants of the doped regions and carbon-containing regions can be performed in any order. For example, the C-containing regions 345 can be implanted before the pocket region 344.
  • [0000]
    E. Form SDE Regions and SDE EOR Regions
  • [0200]
    We form SDE regions 350 and SDE EOR regions preferably using an implant process in the substrate adjacent the gate structure. The implant process for the SDE's can form EOR regions where EOR defects are formed in the crystal lattice.
  • [0000]
    F. Implant C Ions into the Substrate in the SDE EOR Region to form Carbon-containing SDE EOR Regions 351
  • [0201]
    Then we implanting C ions into the substrate in the SDE EOR region to form carbon-containing SDE EOR regions 351. The preferred parameters for the C-containing layer and the C-implant are described above.
  • [0202]
    For example, for an As SDE implant of: implant angle of 7 degrees, 22 degree twist, 2 keV, 1.5E15 dose and An example of the C-implant process parameters are: C does 7E13 atoms/sq-cm at 2 KeV with similar twist and tilt as SDE.
  • [0000]
    G. Form S/D Spacers
  • [0203]
    We form S/D spacers 352 on the sidewalls of the gate structure 340.
  • [0000]
    H. Form Source/Drain Regions and Source/Drain EOR Regions
  • [0204]
    We form source/drain regions 354 and source/drain EOR regions 355 adjacent the gate structure.
  • [0205]
    The source/drain regions 354 are preferably formed by an ion implant process. The channel region is preferably not in any carbon containing layer.
  • [0000]
    I. Form Carbon-containing Source/Drain EOR Regions
  • [0206]
    We implant C ions into the substrate in the source/drain EOR regions to form carbon-containing source/drain EOR regions 355.
  • [0207]
    The carbon-containing source/drain EOR regions 355 preferably have a carbon concentration between 5E18 and 1E20 atom/cc, and a thickness related to the Rpdopant as described above.
  • [0208]
    An example of the C-implant process parameters are: 7 degree angle, 22 degree twist, 10-50 KeV energy, and 1E14 atoms/sq-cm dose.
  • [0000]
    J. Anneal
  • [0209]
    We preferably anneal the substrate whereby the carbon containing layers act as a sink for defects (interstitials) from the pocket implant, the SDE implant and source/drain implant.
  • [0210]
    Preferably the end-or-range regions for the pocket implant, the SDE implant and the source/drain implant are in the carbon containing layers.
  • [0211]
    The anneal is preferably performed at a temperature between 650 and 899 degree C. and for a time between 1 and 60 seconds and more preferably between 10 and 30 seconds. More preferably, the anneal is performed at a temperature between 650 and 850 degree C. and for a time between 1 and 60 seconds and more preferably between 10 and 30 seconds. This anneal has a lower temperature than a standard anneal. A standard anneal is performed at a T between 900 and 1100 degree C.
  • [0212]
    An example of the preferred order of implants is: carbon-containing pocket EOR region 345, pocket region 344, C-layer 351, SDE 350, C-layer 355, and S/D regions 354. However, the implants can be performed in other orders.
  • IX. Example Embodiment—C-containing Layer in EOR of PAI Implants
  • [0213]
    In an example embodiment, a C-containing layer is formed in the EOR of a pre-amorphization implant (PAI). See, for example, FIGS. 8A thru 8C.
  • [0214]
    Amorphous layers created using non-dopant implants are used in conjunction with shallow implants to reduce channeling and to affect TED and dopant activation. To prevent the channeling of boron implant, a Ge implantation is introduced prior to Boron implantation followed by an annealing process which conditions are just sufficient for solid phase epitaxy regrowth (SPEG) of the silicon crystal, typically at 600-800 C for several seconds. The annealing condition is good as it provides high activation and minimized boron diffusion in the silicon substrate. However, the implantation of Ge by itself introduces massive EOR defects at the tail end of PAI implantation region which leads to leakage current in the MOSFET.
  • [0215]
    In this embodiment, a layer of carbon rich region is placed at the PAI implant profile region and subsequently annealed at SPEG conditions. It is possible to eliminate the EOR defects which are typically associated with the low temperate annealing of <900° C.
  • [0216]
    Boron which is a small dopant species experiences channeling phenomena when implanted into the silicon lattice. This would result in the boron dopant landing in a projected depth of up to 4 times its intended projected range, a phenomena which is undesirable for the compliance to the Ultra-shallow junction roadmap. Boron implant is often performed at doses of >1E15 and energy of <1 keV.
  • [0217]
    An approach to PAI is as follows. Prior to the B implant, a pre-amorphization implant (PAI) step is performed to induce amorphization to the crystalline substrate to induce disorder. The prevents the B channeling phenomenon. PAI implants are currently typically performed for p-type regions, but PAI implant could be used also.
  • [0218]
    One problem associated is the annealing at low temperatures for boron activation after the implantations in a CMOS fabrication process. The EOR defects resulted from the aggressive PAI implant (typically with Ge species of 5-10 keV at doses >1E15) results in high density of residual EOR defects after anneal. The presence of these defects results in high leakage current when present in the reverse biased PN junction.
  • [0000]
    A. Form C-containing Layer in PAI EOR Region
  • [0219]
    Referring to FIG. 8A, a gate structure 840 is formed on a substrate 800. A PAI implant is performed to form a PAI region 860 and PAI EOR defects 865.
  • [0220]
    Referring to FIG. 8B, a carbon-containing layer 820 is (e.g., implanted) formed with preferably with a concentration preferably less than 0.5% at a depth preferably between 1.5 and 2.0 Rp of the PAI implanted region. In a preferred embodiment the carbon-containing layer 820 extends between a depth of 1.5 and 2.0 Rp of the PAI implanted region.
  • [0221]
    Referring to FIG. 8C, a SDE implant is performed to form SDE regions 850. Preferably P-type (e.g., boron) dopants are implanted.
  • [0222]
    Referring to FIG. 8C, an SDE anneal is performed preferably at a temperature less than 950° C. The residual defects that are typically formed are eliminated due to the carbon-containing layer.
  • X. Example Benefits Related to Some Example Embodiments
  • [0000]
    A. High Temperature Anneals of Implant Damage have Undesirable Effects
  • [0223]
    An annealing process is typically performed after implantation at significantly high temperatures to remove the implantation induced damage from the silicon. Three considerations for annealing of the implantation damage are as follows.
  • [0000]
    1) Reconstruction of the Crystalline Lattice due to Amorphization
  • [0224]
    This process involves a solid phase epitaxy process (SPE), requiring the reconstruction of the silicon crystalline lattice and occurs at temperature ranging from 500 to 800° C. and above. The growth rate of the amorphous layer is strongly dependent on the temperature, with higher growth rate for higher annealing temperatures.
  • [0000]
    2) Removal of Defects
  • [0225]
    During SPE, clustering of silicon interstitials at the end-of-range (EOR) region causes the formation of secondary defects (eg. Dislocation planes and defect loops). These defects when present in the depletion region of the pn junction cause severe leakage current to the junction and must be removed. However, the removal of these defects require high activation energy (Ea ˜5 eV) requiring HIGH TEMPERATURES (Typically >950° C.) processing conditions.
  • [0000]
    3) Activation of the Dopants
  • [0226]
    Implanted dopants into the silicon substrate occupy interstitial sites and must be activated before it can function as acceptors or donor ions in silicon. The activation of dopant ions involves placing or moving the dopants located at the interstitial sites back into the substitutional sites in silicon. Generally, the higher the annealing temperature, the higher the activation. However, a large percentage of the implanted dopant ions are activated during the SPE process, where the dopants are incorporated to the substitutional silicon sites along with the re-crystallization growth of the silicon lattice.
  • [0227]
    The problem with the annealing of ion implantation induced damage is that they require very extreme temperature processing conditions with typically Rapid Thermal Anneal (RTA) of>1000° C. for times of 30-60s for effective annealing, usually the highest temperature in the fabrication process. Such high temperature processing conditions causes dopant diffusion which is undesirable and difficult to control for the continuous scaling of the MOSFET into the nano-meter channel length regime. Also the loss in the desired strain in the strained silicon substrate.
  • B. Example Embodiments
  • [0228]
    By means of the introduction of a layer of carbon rich region, some of the embodiments of the invention can eliminate the problem associated with problem 2—Removal of Defects.
  • [0229]
    Carbon species when present in the silicon lattice can act as sink for interstitials. By incorporating carbon into silicon, the carbon can reduce the presence of EOR defects. Also, the activation energy for carbon to perform as silicon sinks is in the range of 2.5 to 3 eV. This is about similar activation energy for the regrowth of amorphization layers. Hence, there is an indication of possibility of the reduction in thermal budget. This would reduce the required annealing temperature condition, reducing the overall thermal budget of the MOSFET device fabrication process.
  • [0230]
    Carbon which performs as silicon interstitial sinks, prevents the enhanced dopant diffusion (e.g., Phosphorus, Boron and Indium), whose mode of enhanced diffusion is dependent on the concentration of silicon interstitials present in the region. The C-containing layer can have the following advantages:
    • 1) Facilitation of Ultra-Shallow Junction formation
    • 2) Better control of transistor short channel effect (SCE) and reverse short channel effect (RSCE) as lower temperature processing condition decreases dopant diffusion in the channel region of the MOSFET.
    • 3) Retention of the desired strain in strained silicon technology.
  • XI. Examples
  • [0000]
    A. Experimentrl Results on Annealing of Samples Implanted with Heavy Indium Dose (1×1014 cm−2)→as Source Drain Implantation (SDE)
  • [0234]
    An Indium implant marker was used as an indicator of the presence of EOR defects, as indium ions behaves to segregate into EOR dislocation loops during annealing. The HEAVY INDIUM (In) DOSE was about 1×1014 cm−2
  • [0235]
    The As Source Drain Implantation was at dose of 1.5 E15 and an energy of 2 Kev.
  • [0000]
    Embodiment's Carbon Containing Layer Reduces Defects with Low T Anneal
  • [0236]
    FIGS. 9A and 9B are XTEM Images showing samples prepared after annealing at RTP 650° C. for 20 sec.
  • [0237]
    FIG. 9A—(a.) shows substantial elimination of the EOR defect band with the presence of ˜0.5% of substitutional carbon grown specifically at the implantation EOR range region in the silicon substrate.
  • [0238]
    FIG. 9B—(b.) sample annealed without presence of carbon. The EOR defect band is clearly visible. For both images, no visible defect band was found corresponding to the SDE implantation.
  • [0239]
    Referring to FIG. 9C, the TOF-SIMS measurement performed on the indium ion showed subtle segregation of indium into EOR peaks at the given annealing conditions is sample without carbon incorporation, indicating the presence of defects.
  • [0000]
    Embodiment's Carbon Containing Layer Reduces Defects with Higher T Anneal
  • [0240]
    At substantially even higher annealing conditions, no indication of EOR loops was observed. FIGS. 9D and 9E, are XTEM images.
  • [0241]
    FIG. 9D shows the presence of EOR dislocations without the incorporation of carbon.
  • [0242]
    FIG. 9E shows the absence of EOR defect band with the presence of the embodiment's substitutional carbon layer for 0.1% carbon incorporation subjected to spike annealing temperature of 1050° C.
  • [0243]
    FIG. 9F shows SIMS measurements performed on the indium ion for samples with and without the c-containing layer.
  • [0244]
    The two experimental results suggest with the presence of carbon; the absence of clustering of silicon interstitials for EOR defect formation is achieved through the entire annealing process, indicating no need for the typical high temperature annealing step.
  • [0245]
    There is also no defect corresponding to the low energy implantation caused by the SD implant. This is possibly due to the surface enhancement effect where the silicon surface is an effective sink for silicon interstitials, preventing EOR dislocation loops from being formed.
  • ELECTRICAL DATA
  • [0246]
    FIG. 9G, shows a graph comparing the junction leakage of a diode with and without the embodiment's carbon containing layer (Si1-yCy). The embodiments C-containing layer with an anneal in the range of 700° to 900°, has significantly lower junction leakage than the other processes.
  • [0247]
    FIG. 9H shows a graph of Ileak v Vbias for a FET with a carbon-containing layer and without. The graph shows the embodiment's carbon-containing layer significantly improves leakage.
  • XII. NON-LIMITING EMBODIMENTS
  • [0248]
    In the above description numerous specific details are set forth such as flow rates, pressure settings, thicknesses, etc., in order to provide a more thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that the present invention may be practiced without these details. In other instances, well known process have not been described in detail in order to not unnecessarily obscure the present invention.
  • [0249]
    Given the variety of embodiments of the present invention, the above description and illustrations should not be taken as limiting the scope of the present invention defined by the claims.
  • [0250]
    While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention. It is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.
Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US4636822 *27 Ago 198413 Ene 1987International Business Machines CorporationGaAs short channel lightly doped drain MESFET structure and fabrication
US5731626 *23 May 199724 Mar 1998Lucent Technologies Inc.Process for controlling dopant diffusion in a semiconductor layer and semiconductor layer formed thereby
US6043139 *28 Nov 199528 Mar 2000Lucent Technologies Inc.Process for controlling dopant diffusion in a semiconductor layer
US6153920 *30 Ene 199828 Nov 2000Lucent Technologies Inc.Process for controlling dopant diffusion in a semiconductor layer and semiconductor device formed thereby
US6198157 *17 Feb 19986 Mar 2001Hitachi, Ltd.Semiconductor device having buried boron and carbon regions
US6333217 *12 May 200025 Dic 2001Matsushita Electric Industrial Co., Ltd.Method of forming MOSFET with channel, extension and pocket implants
US6358806 *29 Jun 200119 Mar 2002Lsi Logic CorporationSilicon carbide CMOS channel
US6492216 *7 Feb 200210 Dic 2002Taiwan Semiconductor Manufacturing CompanyMethod of forming a transistor with a strained channel
US6514886 *22 Sep 20004 Feb 2003Newport Fab, LlcMethod for elimination of contaminants prior to epitaxy
US6541829 *1 Dic 20001 Abr 2003Kabushiki Kaisha ToshibaSemiconductor device and method of manufacturing the same
US6576535 *11 Abr 200110 Jun 2003Texas Instruments IncorporatedCarbon doped epitaxial layer for high speed CB-CMOS
US6743704 *24 Oct 20021 Jun 2004Oki Electric Industry Co., Ltd.Method of manufacturing a semiconductor device
US6774436 *5 Jul 200110 Ago 2004Advanced Micro Devices, Inc.SOI MOSFET with asymmetrical source/body and drain/body junctions
US6830980 *20 Mar 200314 Dic 2004Texas Instruments IncorporatedSemiconductor device fabrication methods for inhibiting carbon out-diffusion in wafers having carbon-containing regions
US7109099 *17 Oct 200319 Sep 2006Chartered Semiconductor Manufacturing Ltd.End of range (EOR) secondary defect engineering using substitutional carbon doping
US20020033511 *7 Sep 200121 Mar 2002Babcock Jeffrey A.Advanced CMOS using super steep retrograde wells
US20060270168 *7 Ago 200630 Nov 2006Chartered Semiconductor Manufacturing Ltd.End of range (eor) secondary defect engineering using chemical vapor deposition (cvd) substitutional carbon doping
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US770540612 May 200927 Abr 2010Synopsys, Inc.Transistor array with selected subset having suppressed layout sensitivity of threshold voltage
US80320916 Mar 20084 Oct 2011Magnolia Broadband Inc.Method, apparatus and system for providing transmit diversity feedback during soft handoff
US8067280 *14 Ago 200829 Nov 2011Taiwan Semiconductor Manufacturing Co., Ltd.High performance CMOS devices and methods for making same
US8211784 *26 Oct 20093 Jul 2012Advanced Ion Beam Technology, Inc.Method for manufacturing a semiconductor device with less leakage current induced by carbon implant
US84045513 Dic 201026 Mar 2013Suvolta, Inc.Source/drain extension control for advanced transistors
US842116230 Sep 201016 Abr 2013Suvolta, Inc.Advanced transistors with punch through suppression
US846187518 Feb 201111 Jun 2013Suvolta, Inc.Digital circuits having improved transistors, and methods therefor
US85049697 Dic 20106 Ago 2013Synopsys, Inc.Filler cells for design optimization in a place-and-route system
US85252713 Mar 20113 Sep 2013Suvolta, Inc.Semiconductor structure with improved channel stack and method for fabrication thereof
US853028617 Dic 201010 Sep 2013Suvolta, Inc.Low power semiconductor transistor structure and method of fabrication thereof
US856338419 Feb 201322 Oct 2013Suvolta, Inc.Source/drain extension control for advanced transistors
US85691283 Dic 201029 Oct 2013Suvolta, Inc.Semiconductor structure and method of fabrication thereof with mixed metal types
US856915616 May 201229 Oct 2013Suvolta, Inc.Reducing or eliminating pre-amorphization in transistor manufacture
US859962323 Dic 20113 Dic 2013Suvolta, Inc.Circuits and methods for measuring circuit elements in an integrated circuit device
US861412822 Ago 201224 Dic 2013Suvolta, Inc.CMOS structures and processes based on selective thinning
US862901630 Abr 201214 Ene 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US863795531 Ago 201228 Ene 2014Suvolta, Inc.Semiconductor structure with reduced junction leakage and method of fabrication thereof
US864587822 Ago 20124 Feb 2014Suvolta, Inc.Porting a circuit design from a first semiconductor process to a second semiconductor process
US865360421 Sep 201218 Feb 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US868651118 Sep 20131 Abr 2014Suvolta, Inc.Source/drain extension control for advanced transistors
US871351117 Sep 201229 Abr 2014Suvolta, Inc.Tools and methods for yield-aware semiconductor manufacturing process target generation
US87359876 Jun 201227 May 2014Suvolta, Inc.CMOS gate stack structures and processes
US874827020 Jul 201210 Jun 2014Suvolta, Inc.Process for manufacturing an improved analog transistor
US874898626 Jul 201210 Jun 2014Suvolta, Inc.Electronic device with controlled threshold voltage
US875987217 Dic 201024 Jun 2014Suvolta, Inc.Transistor with threshold voltage set notch and method of fabrication thereof
US8790980 *17 Feb 201429 Jul 2014International Business Machines Corporation (Ibm)Implant damage control by in-situ C doping during sige epitaxy for device applications
US879604811 May 20125 Ago 2014Suvolta, Inc.Monitoring and measurement of thin film layers
US88063953 Feb 201412 Ago 2014Suvolta, Inc.Porting a circuit design from a first semiconductor process to a second semiconductor process
US881106814 May 201219 Ago 2014Suvolta, Inc.Integrated circuit devices and methods
US88167542 Nov 201226 Ago 2014Suvolta, Inc.Body bias circuits and methods
US881960314 Dic 201226 Ago 2014Suvolta, Inc.Memory circuits and methods of making and designing the same
US886306426 Feb 201314 Oct 2014Suvolta, Inc.SRAM cell layout structure and devices therefrom
US887761923 Ene 20134 Nov 2014Suvolta, Inc.Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US888360021 Dic 201211 Nov 2014Suvolta, Inc.Transistor having reduced junction leakage and methods of forming thereof
US88953278 Dic 201225 Nov 2014Suvolta, Inc.Tipless transistors, short-tip transistors, and methods and circuits therefor
US891693714 Feb 201423 Dic 2014Suvolta, Inc.Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US89370054 Oct 201320 Ene 2015Suvolta, Inc.Reducing or eliminating pre-amorphization in transistor manufacture
US896324930 May 201424 Feb 2015Suvolta, Inc.Electronic device with controlled threshold voltage
US897028922 Ene 20133 Mar 2015Suvolta, Inc.Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US899520423 Jun 201131 Mar 2015Suvolta, Inc.Circuit devices and methods having adjustable transistor body bias
US899986111 May 20127 Abr 2015Suvolta, Inc.Semiconductor structure with substitutional boron and method for fabrication thereof
US900684324 Feb 201414 Abr 2015Suvolta, Inc.Source/drain extension control for advanced transistors
US90411265 Sep 201326 May 2015Mie Fujitsu Semiconductor LimitedDeeply depleted MOS transistors having a screening layer and methods thereof
US90542195 Feb 20149 Jun 2015Mie Fujitsu Semiconductor LimitedSemiconductor devices having fin structures and fabrication methods thereof
US907047712 Dic 201330 Jun 2015Mie Fujitsu Semiconductor LimitedBit interleaved low voltage static random access memory (SRAM) and related methods
US90934699 May 201428 Jul 2015Mie Fujitsu Semiconductor LimitedAnalog transistor
US909355031 Ene 201328 Jul 2015Mie Fujitsu Semiconductor LimitedIntegrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US909399715 Nov 201328 Jul 2015Mie Fujitsu Semiconductor LimitedSlew based process and bias monitors and related methods
US910571119 Dic 201311 Ago 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure with reduced junction leakage and method of fabrication thereof
US911178531 Jul 201318 Ago 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure with improved channel stack and method for fabrication thereof
US911205718 Sep 201218 Ago 2015Mie Fujitsu Semiconductor LimitedSemiconductor devices with dopant migration suppression and method of fabrication thereof
US911248420 Dic 201318 Ago 2015Mie Fujitsu Semiconductor LimitedIntegrated circuit process and bias monitors and related methods
US911774621 Jul 201425 Ago 2015Mie Fujitsu Semiconductor LimitedPorting a circuit design from a first semiconductor process to a second semiconductor process
US915412319 Ago 20146 Oct 2015Mie Fujitsu Semiconductor LimitedBody bias circuits and methods
US918475010 May 201310 Nov 2015Mie Fujitsu Semiconductor LimitedDigital circuits having improved transistors, and methods therefor
US91967276 Nov 201424 Nov 2015Mie Fujitsu Semiconductor LimitedHigh uniformity screen and epitaxial layers for CMOS devices
US92247334 Oct 201329 Dic 2015Mie Fujitsu Semiconductor LimitedSemiconductor structure and method of fabrication thereof with mixed metal types
US92364665 Oct 201212 Ene 2016Mie Fujitsu Semiconductor LimitedAnalog circuits having improved insulated gate transistors, and methods therefor
US926352324 Feb 201416 Feb 2016Mie Fujitsu Semiconductor LimitedAdvanced transistors with punch through suppression
US926888528 Feb 201323 Feb 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit device methods and models with predicted device metric variations
US927656124 Jul 20151 Mar 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit process and bias monitors and related methods
US928124830 Abr 20148 Mar 2016Mie Fujitsu Semiconductor LimitedCMOS gate stack structures and processes
US929969825 Jun 201329 Mar 2016Mie Fujitsu Semiconductor LimitedSemiconductor structure with multiple transistors having various threshold voltages
US929980114 Mar 201329 Mar 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor device with a tuned dopant profile
US931901319 Ago 201419 Abr 2016Mie Fujitsu Semiconductor LimitedOperational amplifier input offset correction with transistor threshold voltage adjustment
US931903430 Jun 201519 Abr 2016Mie Fujitsu Semiconductor LimitedSlew based process and bias monitors and related methods
US93622919 Ago 20147 Jun 2016Mie Fujitsu Semiconductor LimitedIntegrated circuit devices and methods
US936862424 Jul 201514 Jun 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor with reduced junction leakage current
US938504723 Jun 20155 Jul 2016Mie Fujitsu Semiconductor LimitedIntegrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US939107618 Dic 201412 Jul 2016Mie Fujitsu Semiconductor LimitedCMOS structures and processes based on selective thinning
US940656728 Feb 20122 Ago 2016Mie Fujitsu Semiconductor LimitedMethod for fabricating multiple transistor devices on a substrate with varying threshold voltages
US94189875 Jun 201416 Ago 2016Mie Fujitsu Semiconductor LimitedTransistor with threshold voltage set notch and method of fabrication thereof
US943106831 Oct 201330 Ago 2016Mie Fujitsu Semiconductor LimitedDynamic random access memory (DRAM) with low variation transistor peripheral circuits
US9472423 *30 Oct 200718 Oct 2016Synopsys, Inc.Method for suppressing lattice defects in a semiconductor substrate
US947857123 May 201425 Oct 2016Mie Fujitsu Semiconductor LimitedBuried channel deeply depleted channel transistor
US949626119 Ago 201315 Nov 2016Mie Fujitsu Semiconductor LimitedLow power semiconductor transistor structure and method of fabrication thereof
US950880022 Dic 201529 Nov 2016Mie Fujitsu Semiconductor LimitedAdvanced transistors with punch through suppression
US951494020 Ene 20156 Dic 2016Mie Fujitsu Semiconductor LimitedReducing or eliminating pre-amorphization in transistor manufacture
US957704125 Feb 201621 Feb 2017Mie Fujitsu Semiconductor LimitedMethod for fabricating a transistor device with a tuned dopant profile
US968047028 Sep 201513 Jun 2017Mie Fujitsu Semiconductor LimitedDigital circuits having improved transistors, and methods therefor
US971000625 Jul 201418 Jul 2017Mie Fujitsu Semiconductor LimitedPower up body bias circuits and methods
US974142821 Abr 201622 Ago 2017Mie Fujitsu Semiconductor LimitedIntegrated circuit devices and methods
US97867034 Oct 201610 Oct 2017Mie Fujitsu Semiconductor LimitedBuried channel deeply depleted channel transistor
US979317220 Oct 201617 Oct 2017Mie Fujitsu Semiconductor LimitedReducing or eliminating pre-amorphization in transistor manufacture
US981255030 Ene 20177 Nov 2017Mie Fujitsu Semiconductor LimitedSemiconductor structure with multiple transistors having various threshold voltages
US20080227472 *6 Mar 200818 Sep 2008Haim HarelMethod, apparatus and system for providing transmit diversity feedback during soft handoff
US20080305590 *14 Ago 200811 Dic 2008Taiwan Semiconductor Manufacturing Co., Ltd.High performance cmos devices and methods for making same
US20090108293 *30 Oct 200730 Abr 2009Victor MorozMethod for Suppressing Lattice Defects in a Semiconductor Substrate
US20090108408 *29 Oct 200730 Abr 2009Synopsys, Inc.Method for Trapping Implant Damage in a Semiconductor Substrate
US20100084583 *6 Oct 20088 Abr 2010Hatem Christopher RReduced implant voltage during ion implantation
US20110078639 *7 Dic 201031 Mar 2011Synopsys, Inc.Filler cells for design optimization in a place-and-route system
US20110095339 *26 Oct 200928 Abr 2011Jason HongSemiconductor device and method for manufacturing the same
Clasificaciones
Clasificación de EE.UU.438/266, 257/E21.633, 257/E29.056, 257/E29.063, 438/514, 257/E21.634, 257/E21.336, 257/227, 257/E21.335
Clasificación internacionalH01L21/425, H01L21/336, H01L27/148
Clasificación cooperativaH01L29/1054, H01L21/823807, H01L29/6659, H01L29/1083, H01L21/26513, H01L21/823814, H01L21/26506
Clasificación europeaH01L29/66M6T6F11B3, H01L29/10D2B4, H01L21/265A, H01L21/265A2