US20070187690A1 - Thin film transistor substrate and method for forming metal wire thereof - Google Patents
Thin film transistor substrate and method for forming metal wire thereof Download PDFInfo
- Publication number
- US20070187690A1 US20070187690A1 US11/691,455 US69145507A US2007187690A1 US 20070187690 A1 US20070187690 A1 US 20070187690A1 US 69145507 A US69145507 A US 69145507A US 2007187690 A1 US2007187690 A1 US 2007187690A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- gate
- wiring
- layer
- thin film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 117
- 239000010409 thin film Substances 0.000 title claims abstract description 76
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 47
- 239000002184 metal Substances 0.000 title claims abstract description 47
- 238000000034 method Methods 0.000 title claims abstract description 40
- 239000013545 self-assembled monolayer Substances 0.000 claims abstract description 61
- 238000009792 diffusion process Methods 0.000 claims abstract description 24
- 239000010410 layer Substances 0.000 claims description 156
- 239000010408 film Substances 0.000 claims description 143
- 239000010949 copper Substances 0.000 claims description 62
- 238000009413 insulation Methods 0.000 claims description 58
- 229910052802 copper Inorganic materials 0.000 claims description 45
- 239000004065 semiconductor Substances 0.000 claims description 43
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 39
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 29
- 239000000463 material Substances 0.000 claims description 20
- 239000000203 mixture Substances 0.000 claims description 12
- 229910052709 silver Inorganic materials 0.000 claims description 12
- 238000010438 heat treatment Methods 0.000 claims description 11
- 229910052782 aluminium Inorganic materials 0.000 claims description 9
- 239000002904 solvent Substances 0.000 claims description 9
- 229910052779 Neodymium Inorganic materials 0.000 claims description 7
- 229910052772 Samarium Inorganic materials 0.000 claims description 7
- 229910052796 boron Inorganic materials 0.000 claims description 7
- 229910052791 calcium Inorganic materials 0.000 claims description 7
- -1 cellusolv Chemical compound 0.000 claims description 7
- 229910052746 lanthanum Inorganic materials 0.000 claims description 7
- 229910052749 magnesium Inorganic materials 0.000 claims description 7
- 229910052725 zinc Inorganic materials 0.000 claims description 7
- OKKJLVBELUTLKV-UHFFFAOYSA-N Methanol Chemical compound OC OKKJLVBELUTLKV-UHFFFAOYSA-N 0.000 claims description 6
- ZMXDDKWLCZADIW-UHFFFAOYSA-N N,N-Dimethylformamide Chemical compound CN(C)C=O ZMXDDKWLCZADIW-UHFFFAOYSA-N 0.000 claims description 6
- 238000000151 deposition Methods 0.000 claims description 6
- UUEWCQRISZBELL-UHFFFAOYSA-N 3-trimethoxysilylpropane-1-thiol Chemical compound CO[Si](OC)(OC)CCCS UUEWCQRISZBELL-UHFFFAOYSA-N 0.000 claims description 4
- LFQSCWFLJHTTHZ-UHFFFAOYSA-N Ethanol Chemical compound CCO LFQSCWFLJHTTHZ-UHFFFAOYSA-N 0.000 claims description 4
- LRHPLDYGYMQRHN-UHFFFAOYSA-N N-Butanol Chemical compound CCCCO LRHPLDYGYMQRHN-UHFFFAOYSA-N 0.000 claims description 4
- WYTZZXDRDKSJID-UHFFFAOYSA-N (3-aminopropyl)triethoxysilane Chemical compound CCO[Si](OCC)(OCC)CCCN WYTZZXDRDKSJID-UHFFFAOYSA-N 0.000 claims description 3
- JALYERLTTNEMLT-UHFFFAOYSA-N 1-trimethoxysilylundecan-2-amine Chemical compound CCCCCCCCCC(N)C[Si](OC)(OC)OC JALYERLTTNEMLT-UHFFFAOYSA-N 0.000 claims description 3
- SJECZPVISLOESU-UHFFFAOYSA-N 3-trimethoxysilylpropan-1-amine Chemical compound CO[Si](OC)(OC)CCCN SJECZPVISLOESU-UHFFFAOYSA-N 0.000 claims description 3
- CNODSORTHKVDEM-UHFFFAOYSA-N 4-trimethoxysilylaniline Chemical compound CO[Si](OC)(OC)C1=CC=C(N)C=C1 CNODSORTHKVDEM-UHFFFAOYSA-N 0.000 claims description 3
- DKGZKEKMWBGTIB-UHFFFAOYSA-N [diacetyloxy(propyl)silyl] acetate Chemical compound CCC[Si](OC(C)=O)(OC(C)=O)OC(C)=O DKGZKEKMWBGTIB-UHFFFAOYSA-N 0.000 claims description 3
- 239000011248 coating agent Substances 0.000 claims description 3
- 238000000576 coating method Methods 0.000 claims description 3
- BFXIKLCIZHOAAZ-UHFFFAOYSA-N methyltrimethoxysilane Chemical compound CO[Si](C)(OC)OC BFXIKLCIZHOAAZ-UHFFFAOYSA-N 0.000 claims description 3
- PZJJKWKADRNWSW-UHFFFAOYSA-N trimethoxysilicon Chemical compound CO[Si](OC)OC PZJJKWKADRNWSW-UHFFFAOYSA-N 0.000 claims description 3
- 238000002156 mixing Methods 0.000 claims description 2
- BDERNNFJNOPAEC-UHFFFAOYSA-N propan-1-ol Chemical compound CCCO BDERNNFJNOPAEC-UHFFFAOYSA-N 0.000 claims description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 2
- 239000002094 self assembled monolayer Substances 0.000 claims 3
- 150000001875 compounds Chemical class 0.000 claims 1
- 239000004020 conductor Substances 0.000 description 40
- 238000012423 maintenance Methods 0.000 description 35
- 229910021417 amorphous silicon Inorganic materials 0.000 description 28
- 239000003990 capacitor Substances 0.000 description 23
- 238000005530 etching Methods 0.000 description 19
- 239000004973 liquid crystal related substance Substances 0.000 description 18
- 229910052581 Si3N4 Inorganic materials 0.000 description 12
- 238000005229 chemical vapour deposition Methods 0.000 description 12
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 238000001312 dry etching Methods 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 6
- 229910001316 Ag alloy Inorganic materials 0.000 description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000004332 silver Substances 0.000 description 5
- 229910004205 SiNX Inorganic materials 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- YCKOAAUKSGOOJH-UHFFFAOYSA-N copper silver Chemical compound [Cu].[Ag].[Ag] YCKOAAUKSGOOJH-UHFFFAOYSA-N 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 3
- 239000011229 interlayer Substances 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- 238000004544 sputter deposition Methods 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- 239000011701 zinc Substances 0.000 description 3
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000008199 coating composition Substances 0.000 description 2
- 229910001873 dinitrogen Inorganic materials 0.000 description 2
- 230000002349 favourable effect Effects 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 206010010144 Completed suicide Diseases 0.000 description 1
- 208000032366 Oversensing Diseases 0.000 description 1
- 229910020177 SiOF Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 150000001298 alcohols Chemical class 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000007598 dipping method Methods 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 125000002496 methyl group Chemical group [H]C([H])([H])* 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 238000001259 photo etching Methods 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 150000004756 silanes Chemical class 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
- H01L29/458—Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
- G02F1/136295—Materials; Compositions; Manufacture processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
Definitions
- the present invention relates to a thin film transistor substrate and a metal wiring method thereof, and more particularly to a thin film transistor substrate having superior adhesion ability and diffusion resistance and a metal wiring method thereof.
- TFT thin film transistor
- a thin film transistor substrate comprises a scanning signal wiring or gate wiring that transfers scanning signals, a picture signal wiring or data wiring that transfers picture signals, a thin film transistor that connects the gate wiring and the data wiring, a pixel electrode connected to the thin film transistor, a gate insulation film that covers the gate wiring, and a passivation film that protects the thin film transistor and the data wiring.
- a thin film transistor comprises a semiconductor layer that forms a gate electrode and channels, a source electrode, a drain electrode, a gate insulation film and a passivation layer.
- a thin film transistor is a switching device that transfers or interrupts picture signals transferred through the data wiring depending on scanning signals transferred by the gate wiring.
- an electric field is applied to the liquid crystal using optical anisotropy and polarization of the liquid crystal.
- the electric field controls arrangement orientation of the liquid crystal molecules to offer images.
- the pixel electrodes connected with the thin film transistor are arranged in matrix form, so that it can offer large screen size and high resolution, such as SXGA or UXGA.
- wirings of copper alloys such as Cu/Ti/Si, Cu/TiN/Si, Cu/Ta/Si and Cu/TaN/Si, are widely used.
- copper alloy wirings are manufactured through complicated processes. Also, they have weak adhesion of Si and Cu, and the anti-diffusion films are thick. Moreover, the anti-diffusion films react with Cu during heat treatment.
- silver has weak adhesion ability to the glass substrate or silicon layers.
- the weak adhesion ability causes problems like the thin film's coming off from the substrate or breaking of the wiring.
- silver is easily damaged by dry-type etching agents for etching insulation film consisting of silicon nitride, etc.
- the present invention relates to a thin film transistor substrate and a metal wiring method thereof, more particularly to a thin film transistor substrate comprising self-assembled monolayers between the substrate and metal wiring and a metal wiring method thereof.
- the thin film transistor substrate of the present invention has cross-linked self-assembled monolayers between Si surface and metal wiring, thereby offering good adhesion ability and anti-diffusion ability.
- FIGS. 1 a and 1 b show copper or copper alloy wiring structure, wherein an anti-diffusion film is formed between the Si surface and Cu.
- FIGS. 2 a to 2 d show AES (Auger electron spectrometer) depth profiles of copper (Cu) wiring, wherein self-assembled monolayers are formed between the Si surface and Cu or Cu(Ag), before and after heat treatment at 300° C.
- AES Alger electron spectrometer
- FIG. 3 is a graph that shows change in specific resistance of copper or copper alloy on top of the self-assembled monolayers according to the temperature.
- FIGS. 4 a and 4 b show a thin film transistor substrate for a liquid crystal display of the present invention.
- FIGS. 5 a and 5 b are cross-sectional views along the line V-V′ of FIGS. 4 a and 4 b , respectively.
- FIGS. 6 a , 7 a , 8 a and 9 a show a thin film transistor substrate for a liquid crystal display of the present invention, which is being prepared by a sequential process.
- FIG. 6 b is a cross-sectional view along the line VIb-VIb′ of FIG. 6 a.
- FIG. 7 b is a cross-sectional view along the line VIIb-VIIb′ of FIG. 7 a and shows the step next to that of FIG. 6 b.
- FIG. 8 b is a cross-sectional view along the line VIIIb-VIIIb′ of FIG. 8 a and shows the step next to that of FIG. FIG. 7 b.
- FIG. 9 b is a cross-sectional view along the line IXb-IXb′ of FIG. 9 a and shows the step next to that of FIG. 8 b.
- FIG. 10 is a diagrammatic view of a thin film transistor substrate for a liquid crystal display of the present invention.
- FIG. 11 is a cross-sectional view along the line XI-XI′ of FIG. 10 .
- FIG. 12 is a cross-sectional view along the line XII-XII′ of FIG. 10 .
- FIG. 13 a is a diagrammatic view of a thin film transistor substrate for a liquid crystal display of the present invention.
- FIGS. 13 b and 13 c are cross-sectional views along the lines XIIIb-XIIIb′ and XIIIc-XIIIc′ of FIG. 13 a , respectively.
- FIGS. 14 a and 14 b are cross-sectional views along the lines XIIIb-XIIIb′ and XIIIc-XIIIVc′ of FIG. 13 a , respectively, which show the step next to that of FIGS. 13 b and FIG. 13 c.
- FIG. 15 a is a diagrammatic view of a thin film transistor substrate at the step next to that of FIGS. 14 a and 14 b.
- FIGS. 15 b and 15 c are cross-sectional views along the lines XVb-XVb′ and XVc-XVc′ of FIG. 15 a.
- FIGS. 16 a , 17 a and 18 a and FIGS. 16 b , 17 b and 18 b are cross-sectional views along the lines XVb-XVb′ and XVc-XVc′ of FIG. 15 a , respectively, and show the steps following that of FIGS. 15 b and 15 c.
- FIG. 19 a and FIG. 19 b are cross-sectional views of a thin film transistor substrate at the step next to that of FIGS. 18 a and 18 b.
- FIG. 20 a is a diagrammatic view of a thin film transistor substrate at the step next to that of FIG. 19 a and FIG. 19 b.
- FIGS. 20 b and 20 c are cross-sectional views along the lines XXb-XXb′ and XXc-XXc′ of FIG. 20 a , respectively.
- An object of the present invention is to provide a thin film transistor substrate having superior adhesion ability to the substrate and superior anti-diffusion ability.
- the present invention provides a thin film transistor substrate characterized by comprising self-assembled monolayers between the substrate and metal wiring.
- the present invention also provides a liquid crystal display comprising the thin film transistor substrate.
- the present invention also provides a metal wiring method of a thin film transistor substrate, which comprises: (a) a step of forming self-assembled monolayers by coating self-assembled monolayers (SAMs) forming coating composition on the substrate and heat-treating it; (b) a step of depositing metal wiring material on the substrate; and (c) a step of heat-treating the substrate.
- SAMs self-assembled monolayers
- a thin film transistor substrate of the present invention is characterized by self-assembled monolayers formed between the substrate and metal wiring.
- 3-aminopropyltrimethoxysilane, 3-aminopropyltriethoxysilane, 2-aminoundecyltrimethoxysilane, aminophenyltrimethoxysilane, N-(2-aminoethylaminopropyl)trimethoxysilane, methyltrimethoxysilane, propyltriacetoxysilane and (3-mercaptopropyl)trimethoxysilane are preferable.
- the self-assembled monolayers are preferred to have 2 to 3 nm of thickness.
- a metal wiring is formed on the self-assembled monolayers.
- copper or copper alloy is preferred.
- the metal used in the copper alloy Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn or any mixture thereof are preferred.
- the metal component i.e., Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn or any mixture thereof, diffused to the substrate or film surface serves as an anti-diffusion film together with the self-assembled monolayers. Since these metals have lower surface energy than copper, they have desirable contact resistance. Particularly, Ag offers superior anti-diffusion ability because it is not fairly soluble to Si.
- the substrate is preferably a glass substrate, an n+a-Si/a-Si/SiN three-layer substrate, or an Si, SiO 2 or other low-k (k ⁇ 3.5) substrate.
- a silicide is formed to offer superior adhesion to the lower substrate and prevents diffusion of copper to the substrate.
- a metal wiring method of a thin film transistor substrate of the present invention is as follows.
- 3-aminopropyltrimethoxysilane, 3-aminopropyltriethoxysilane, 2-aminoundecyltrimethoxysilane, aminophenyltrimethoxysilane, N-(2-aminoethylaminopropyl)trimethoxysilane, methyltrimethoxysilane, propyltriacetoxysilane and (3-mercaptopropyl)trimethoxysilane are preferable.
- the self-assembled monolayers forming material should be dissolved in a solvent, coated on the substrate and hardened by heat treatment.
- a solvent alcohols like methanol, ethanol, propanol and butanol, cellusolv solvents like methyl cellusolv, dimethylformamide or water are preferred.
- Mixing ration of the silane compound, a self-assembled monolayers forming material, and the solvent is preferably 1:20 to 1:30 by weight.
- the self-assembled monolayers forming material can be coated on the substrate by dipping, spinning, spraying or printing.
- the heat treatment temperature is preferably 100 to 300° C., so that the silane compound can be condensed.
- a glass substrate, an n+a-Si/a-Si/SiN three-layer substrate, or an Si, SiO 2 or other low-k (k ⁇ 3.5) substrate can be preferably used for the substrate.
- a metal wiring material is deposited on it [Step (b)].
- copper or copper alloy is preferable.
- the alloy component a metal having lower surface energy than copper, such as Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn or any mixture thereof, is preferable.
- the alloy component is preferably added in 0.1 to 1 5wt % to copper.
- the substrate with the metal wiring material deposited is heat-treated [Step ⁇ circle around (c) ⁇ ].
- the heat treatment is preferably carried out at 100 to 300° C. in vacuum.
- FIGS. 1 a and 1 b show a copper or copper alloy wiring structure, wherein self-assembled monolayers are formed between Si surface and Cu.
- FIG. 1 a only copper was used; and in FIG. 1 b , copper-silver alloy was used.
- the copper-silver alloy offers an Ag layer on the self-assembled monolayers to form a three-layer structure. Therefore, diffusion of copper to the Si surface can be prevented more effectively.
- FIGS. 2 a and 2 b are AES depth profiles of a copper (Cu) wiring, wherein self-assembled monolayers are formed between the Si surface and Cu, before and after heat treatment at 300° C.
- FIG. 2 c and 2 d are AES depth profiles of a copper alloy [Cu(Ag)] wiring, wherein self-assembled monolayers are formed between the Si surface and Cu, before and after heat treatment at 300° C.
- AES (Auger electron spectrometer) analysis is a method of detecting substances in a specimen by sputtering electrons to the specimen.
- Cu was hardly detected after 15 seconds of sputtering. It shows that the self-assembled monolayers formed between the Si surface and copper or copper alloy effectively prevents diffusion of Cu to the Si surface. Therefore, they can be utilized to make a thin film transistor substrate having a superior anti-diffusion ability. In particular, a superior anti-diffusion ability can be maintained even at about 400° C. if a copper alloy is used as wiring material.
- FIG. 3 is a graph that shows change in specific resistance of copper or copper alloy on top of the self-assembled monolayers according to the temperature.
- the self-assembled monolayers formed at the bottom of the copper or copper alloy wiring inhibits reaction of copper with the anti-diffusion film during heat treatment. Therefore, the specific resistance does not increase.
- a thin film transistor substrate of the present invention comprises: an insulation substrate; a first signal line formed on the insulation substrate; a first insulation film formed on the first signal line; a second signal line formed on the first insulation film and crossing with the first signal line; a thin film transistor electrically connected with the first signal line and the second signal line; a second insulation film formed on the thin film transistor and having a first contact opening that exposes electrodes of the thin film transistor; and pixel electrodes formed on the second insulation film and connected with electrodes of the thin film transistor through the first contact opening.
- At least one of the first signal line or the second signal line has a copper or copper alloy wiring comprising a two-layer structure of self-assembled monolayers and a Cu layer.
- FIG. 4 a shows a thin film transistor substrate for a liquid crystal display of the present invention
- FIG. 5 a is a cross-sectional view of the thin film transistor substrate along the line V-V′ of FIG. 4 a.
- a gate wiring 22 , 24 , 26 having a two-layer structure of first gate wiring layer 221 , 241 , 261 and a second gate wiring layer 222 , 242 , 262 is formed on an insulation substrate 10 .
- the first gate wiring layer 221 241 , 261 is made of self-assembled monolayers and the second gate wiring layer 222 , 242 , 262 is made of copper or copper alloy.
- the first gate wiring layer 221 , 241 , 261 is formed to improve adhesion to the substrate 10 .
- the first gate wiring layer 221 , 241 , 261 has a thickness ranging from 2 to 3 nm.
- the second gate wiring layer 222 , 242 , 262 functions as a path for electric signal and is made of copper or copper alloy with low specific resistance.
- the gate wiring 22 , 24 , 26 comprises a gate line 22 stretching horizontally and a gate electrode 26 connected with the gate line 22 .
- One end 24 of the gate line 22 has an extended width for connection with an external circuit.
- a gate insulation film 30 made of a silicon nitride (SiN x ), etc. covers the gate wiring 22 , 24 , 26 .
- a semiconductor layer 40 made of semiconductor like amorphous silicon is formed on top of the gate insulation film 30 of the gate electrode 24 . And, on the semiconductor layer 40 , a ohmic contact layer 55 , 56 made of substances like n+ hydrogenated amorphous silicon, wherein suicides or n-type impurities are doped in high concentration, is formed.
- a data wiring 62 , 65 , 66 , 68 consisting of two layer of a first data wiring layer 621 , 651 , 661 , 681 and a second data wiring layer 622 , 652 , 662 , 682 , is formed.
- the first data wiring layer 621 , 651 , 661 , 681 is made of self-assembled monolayers
- the second data wiring layer 622 , 652 , 662 , 682 is made of copper or copper alloy.
- the first data wiring layer 621 , 651 , 661 , 681 is formed to enhance adhesion of the ohmic contact layer 55 , 56 to the gate insulation film 30 .
- the first data wiring layer 621 , 651 , 661 , 681 has a thickness ranging from 2 to 3 nm.
- the second data wiring layer 622 , 652 , 662 , 682 functions as a path for electric signal and is made of copper or copper alloy that has low specific resistance.
- the data wiring 62 , 65 , 66 , 68 comprises a data line 62 formed vertically and defines a pixel by crossing with the gate line 22 , a source electrode 65 branching from the data line 62 and extended to the upper part of the ohmic contact layer 54 , and a drain electrode 66 separated from the source electrode 65 and formed on top of the ohmic contact layer 56 on the opposite side of the source electrode 65 with the gate electrode 26 at the center.
- One end 68 of the data line 62 has a widened width for connection with an external circuit.
- a protection film 70 consisting of a silicon nitride (SiN x ) film, an a-Si:C:O film or an a-Si:O:F film (low-k CVD film) deposited by the PECVD (plasma enhanced chemical vapor deposition) method, and acrylic insulation film, etc., is formed.
- the a-Si:C:O film and the a-Si:O:F film (low-k CVD film) deposited by the PECVD method have very low dielectric constant (k ranging from 2 to 4). Accordingly, there arises no problem of parasitic capacitance even with a thin thickness.
- the inorganic CVD film offers superior heat resistance to organic insulation films.
- the A-Si:C:O film and the a-Si:O:F film (low-k CVD film) deposited by the PECVD method offers 4 to 10 times faster deposition and etching rate than a silicon nitride film.
- a contact opening 76 exposing the drain electrode 66 , a contact opening 78 exposing the end part of the data line 68 , and a contact opening 74 exposing the end part of the gate line 24 together with the gate insulation film 30 are formed.
- the contact openings 74 , 78 exposing the end parts of the date line and the gate line 24 , 68 may have polygonal or circular shapes.
- areas of the contact openings 74 , 78 range from 0.5 mm ⁇ 15 ⁇ m to 2 mm ⁇ 60 ⁇ m.
- a pixel electrode 82 electrically connected with the drain electrode 66 through the contact opening 76 and located at a pixel area is formed on the protection film 70 . Also, contact supporting members 86 , 88 are formed on the protection film 70 through the contact openings 74 , 78 .
- the pixel electrode 82 and the contact supporting members 86 , 88 are made of ITO (indium tin oxide) or IZO (indium zinc oxide).
- the pixel electrode 82 makes a maintenance capacitor in parallel with the gate line 22 , as seen in FIG. 4 and FIG. 5 a . In case maintenance capacitance is insufficient, additional wiring may be added in the layer of the gate wiring 22 , 24 , 26 .
- the opening ratio can be maximized by having the pixel electrode 82 and the data line 62 overlap. Even if the pixel electrode 82 is overlapped with the data line 62 to maximize the opening ratio, parasitic capacitance can be minimized if a low-k CVD film, etc. is used.
- FIG. 4 a preparing method of a thin film transistor substrate of the present invention will be explained in detail, referring to FIG. 4 , FIG. 5 a , and FIGS. 6 a to 10 b.
- a first gate wiring layer 221 , 241 , 261 and a second gate wiring layer 222 , 242 , 262 are applied on a substrate 10 and photo-etched to form a gate line 22 , a gate electrode 26 and a gate wiring 22 , 24 , 26 including the end part of the gate line 24 and extending horizontally, as in FIGS. 6 a and 6 b.
- a gate insulation film 30 consisting of silicon nitride, a semiconductor layer 40 consisting of amorphous silicon and a doped amorphous silicon layer 50 are applied, and the semiconductor layer 40 and the doped amorphous silicon layer 50 are photo-etched to form a semiconductor layer 40 and a ohmic contact layer 50 of an island shape on the gate insulation film 30 on top of the gate electrode 24 , as in FIGS. 7 a and 7 b.
- a first data wiring layer 621 , 651 , 661 , 681 and a second data wiring layer 622 , 652 , 662 , 682 are applied and photo-etched to form a data wiring comprising a data line 62 crossing with the gate line 22 , a source electrode 65 connected with the data line 62 and extended to the upper part of the gate electrode 26 , an end part of the data line 68 connected to the data line 62 , and a drain electrode 66 separated from the source electrode 64 and opposing the source electrode 65 with the gate electrode 26 at the center, as in FIGS. 8 a and 8 b.
- an amorphous silicon layer pattern 50 not covered by the data wiring 62 , 65 , 66 , 68 is etched to separate the gate electrode 26 in two parts and to expose a semiconductor layer pattern 40 between the doped amorphous silicon layers 55 , 56 on both sides.
- the exposed semiconductor layer 40 surface is stabilized with an oxygen plasma.
- a silicon nitride film, an a-Si:C:O film or an a-Si:O:F film is grown by the chemical vapor deposition (CVD) method or an organic insulation film is coated to form a protection film 70 , as in FIGS. 9 a and 9 b.
- CVD chemical vapor deposition
- the gate insulation film 30 and the protection film 70 are patterned by photo-etching to form contact openings 74 , 76 , 78 that expose the end part of the gate line 24 , the drain electrode 66 and the end part of the data line 68 .
- the contact openings 74 , 76 , 78 may have polygonal or circular shapes.
- areas of the contact openings 74 , 78 exposing the end parts 24 , 68 range from 0.5 mm ⁇ 15 ⁇ m to 2 mm ⁇ 60 ⁇ m.
- an ITO or IZO film is deposited and photo-etched to form a pixel electrode 82 connected to the drain electrode 66 through the first contact opening 76 , an end part of the supporting gate line 86 connected to the end part of the gate line 24 through the second contact opening 74 , and an end part of the supporting data line 88 connected to the end part of the data line 68 through the third contact opening 78 , as in FIGS. 4 and 5 .
- nitrogen gas is used in the pre-heating process before depositing ITO or IZO. This is to prevent formation of a metal oxide film on metal films 24 , 66 , 68 exposed through the contact openings 74 , 76 , 78 .
- the gate wiring and the data wiring are made of silver or silver alloy and a protection layer is formed to protect the silver or silver alloy layer and the adhesion layer, in order to offer a low-resistance wiring and improve wiring reliability.
- both the gate wiring and the data wiring are formed in two layers. However, only one of the two wirings may be formed in tow layers, if necessary.
- FIG. 5 b is a cross-sectional view along the line V-V′ of FIG. 4 b . It shows a COA (Color filter On Array) structure of a thin film transistor substrate prepared using five masks according to the present invention. The present invention can be equally applied to a COA structure of a thin film transistor substrate prepared with four masks.
- COA Color filter On Array
- a double-layer gate wiring consisting of self-assembled monolayers 241 , 221 , 261 and a copper layer 242 , 222 , 262 is formed on an insulation substrate 10 .
- the gate wiring comprises a scanning signal line or a gate line 22 stretching horizontally, and a gate electrode 26 connected to the end of the gate line 22 and accepting scanning signals from outside.
- a protruding part of the gate line 22 is overlapped with a conductor pattern for maintenance capacitor 64 connected with the pixel electrode 82 to make a maintenance capacitor for improving charge retaining ability of the pixel.
- a gate insulation film 30 made of silicon nitride (SiN x ), etc. is formed on the gate wiring 22 , 24 , 26 and the substrate 10 .
- the gate electrode 24 is covered with a gate insulation film 30 .
- a semiconductor pattern 40 made of semiconductors like hydrogenated amorphous silicon is formed on the gate insulation film pattern 30 .
- an ohmic contact layer 55 , 56 made of amorphous silicon, etc. doped with a high concentration of n-type impurities like phosphorus (P) is formed on the semiconductor pattern 40 .
- a source electrode 65 and a drain electrode 66 made of conductors like Mo or MoW alloy, Cr, Al or Al alloy, Ta, etc. are formed on the ohmic contact layer 55 , 56 .
- the data wiring is formed vertically and also comprises a data line 62 formed vertically and connected with the source electrode 65 , a data pad 68 connected to one end of the data line 62 and accepting picture signals from outside, and a conductor pattern for maintenance capacitor 64 overlapping with the protruding part of the gate line 22 .
- the data wiring 62 , 64 , 65 , 66 , 68 also has a two-layer structure of self-assembled monolayers 621 , 641 , 651 , 661 , 681 and copper layer 622 , 642 , 652 , 662 , 682 , like the gate wiring 22 , 24 , 26 , or a three-layer structure of self-assembled monolayers, silver layer and copper layer.
- the ohmic contact layer 55 , 56 lowers contact resistance of the semiconductor pattern 40 and the data wiring 62 , 64 , 65 , 66 , 68 .
- an inter-layer insulation film made of insulators like silicon oxide or silicon nitride may be formed on the data wiring 62 , 64 , 65 , 66 , 68 and the semiconductor pattern 40 not covered by the data wiring.
- red, green and blue color filters (R, G, B) having openings C 1 , C 2 that expose the drain electrode 65 and the conductor pattern for maintenance capacitor 64 are formed vertically.
- the boundaries of the red, green and blue color filters (R, G, B) are depicted to fit the upper part of the data line 62 , they may block lights leaked out of the pixel area.
- a protection film 70 made of acrylic organic insulation material or SiOC or SiOF having good flattening property and dielectric constant lower than 4.0 is formed by the chemical vapor deposition.
- This protection film 90 has contact openings 74 , 78 , 76 , 72 that expose the end part of the gate line 24 , the end part of the data line, the drain electrode 66 and the conductor pattern for maintenance capacitor 64 , together with the gate insulation film 30 .
- the contact openings 76 , 72 that expose the drain electrode 66 and the conductor pattern for maintenance capacitor 64 are located inside of the openings C 1 , C 2 of the color filters (R, G, B). As explained above, the same pattern as that of the inter-layer insulation film is obtained, if an inter-layer insulation film is added to the lower part of the color filters (R, G, B).
- a pixel electrode 82 accepting picture signals from the thin film transistor and generating an electric field together with the electrode of the upper layer is formed.
- the pixel electrode 82 is made of transparent conducting material like ITO (indium tin oxide) or IZO (indium zinc oxide), and is connected with the drain electrode 66 physically and electrically to accept picture signals.
- the pixel electrode 82 is overlapped with the gate line 22 and the data line 62 to enhance the opening ratio. However, they may not be overlapped.
- the pixel electrode 82 is also connected with the conductor pattern for maintenance capacitor 64 through the contact opening 72 to transfer picture signals to the conductor pattern 64 .
- contact supporting members 84 , 88 On the end part of the gate line 24 and the end part of the data line 68 , contact supporting members 84 , 88 connected with the end parts 24 , 68 through the contact openings 74 , 78 are formed.
- the contact supporting members 84 , 88 support adhesion of the end part of the data line 68 and the end part of the gate line 24 to external circuits and protect the pad.
- Use of the contact supporting members 84 , 88 is not mandatory but optional.
- the above method can be equally applied to preparation of a thin film transistor substrate for a liquid crystal display using four masks.
- FIGS. 10 to 12 a unit pixel structure of a thin film transistor substrate for a liquid crystal display according to the present invention prepared with four masks will be explained in detail.
- FIG. 10 is a diagrammatic view of a thin film transistor substrate for a liquid crystal display according to a second example of the present invention
- FIG. 11 and FIG. 12 are cross-sectional views along the lines XI-XI′ and XII-XII′ of FIG. 10 , respectively.
- a gate wiring 22 , 24 , 26 comprising a double layer of the first gate wiring layer 221 , 241 , 262 and the second gate wiring layer 222 , 242 , 262 is formed on an insulation substrate 10 as in the first example.
- the first gate wiring layer 221 , 241 , 261 is made of self-assembled monolayers and the second gate wiring layer 222 , 242 , 262 is made of copper or copper alloy.
- the first gate wiring layer 221 , 241 , 261 is formed to improve adhesion to the substrate 10 .
- the first gate wiring layer 221 , 241 , 261 has a thickness ranging from 2 to 3 nm.
- the second gate wiring layer 222 , 242 , 262 functions as a path for electric signal and is made of copper or copper alloy with low specific resistance.
- the gate wiring comprises a gate line 22 , and end part of the gate line 24 and a gate electrode 26 .
- a maintenance electrode line 28 is formed parallel to the gate line 22 .
- the maintenance electrode line 28 also has a two-layer structure of a first gate wiring layer 281 and a second gate wiring layer 282 .
- the maintenance electrode line 28 is overlapped with a conductor pattern for maintenance capacitor 68 connected with a pixel electrode 82 to make a maintenance capacitor for improving charge retaining ability of the pixel. If the maintenance capacitance due to the overlap of the pixel electrode 82 and the gate line 22 is insufficient, the maintenance electrode line 28 may not be formed. It is common that a voltage equal to that applied to the common electrode of the upper substrate is applied to the maintenance electrode line 28 .
- a gate insulation film 30 made of silicon nitride (SiN x ), etc. is formed on the gate wiring 22 , 24 , 26 and the maintenance electrode line 28 .
- the gate insulation film 30 covers the gate wiring 22 , 24 , 26 and the maintenance electrode line 28 .
- a semiconductor pattern 42 , 48 made of semiconductors like hydrogenated amorphous silicon is formed on the gate insulation film 30 .
- an ohmic contact layer pattern or an intermediate layer pattern 55 , 56 , 58 made of amorphous silicon, etc. doped with a high concentration of n-type impurities like phosphorus (P) is formed on the semiconductor pattern 42 , 48 .
- a data wiring 62 , 64 , 65 , 66 , 68 having a three-layer structure of a first data wiring layer 621 , 641 , 651 , 661 , 681 and a second data wiring layer 622 , 642 , 652 , 662 , 682 is formed.
- the first data wiring layer 621 , 641 , 651 , 661 , 681 is made of self-assembled monolayers and the second data wiring layer 622 , 642 , 652 , 662 , 682 is made of copper or copper alloy.
- the first data wiring layer 621 , 641 , 651 , 661 , 681 is formed to improve adhesion of the ohmic contact layer 55 , 56 to the gate insulation film 30 .
- the first data wiring layer 621 , 641 , 651 , 661 , 681 has a thickness ranging from 2 to 3 nm.
- the second data wiring layer 622 , 642 , 652 , 662 , 682 functions as a path for electric signals and is made of copper or copper alloy having low specific resistance.
- the data wiring comprises a data line 62 formed vertically, an end part of the data line 68 connected with one end of the data line 62 and accepting picture signals from outside, and a data line part 62 , 68 , 66 consisting of a source electrode 65 branching from the data line 62 . It also comprises a drain electrode 66 separated from the data line part 62 , 68 , 65 and located at the opposite side of the source electrode 65 with reference to a channel part ⁇ circle around (c) ⁇ , and a conductor pattern for maintenance capacitor 64 located on a maintenance electrode line 28 . In case the maintenance electrode line 28 is not formed, the conductor pattern for maintenance capacitor 64 is not formed, either.
- a contact layer pattern 55 , 56 , 58 lowers contact resistance of the semiconductor pattern 42 , 48 and the data wiring 62 , 64 , 65 , 66 , 68 . It has a structure completely identical to that of the data wiring 62 , 64 , 65 , 66 , 68 . That is, the intermediate layer pattern of the data line part 55 is identical to the data line part 62 , 68 , 65 ; an intermediate layer pattern for a drain electrode 56 is identical to the drain electrode 66 ; and an intermediate layer pattern for a maintenance capacitor 58 is identical to the conductor pattern for maintenance capacitor 64 .
- the semiconductor pattern 42 , 48 has a structure identical to that of the data wiring 62 , 64 , 65 , 66 , 68 and the ohmic contact layer pattern 55 , 56 , 58 except the channel part ⁇ circle around (c) ⁇ of the thin film transistor.
- the semiconductor pattern for maintenance capacitor 48 , the conductor pattern for maintenance capacitor 64 and the contact layer pattern for maintenance capacitor 58 have the same structure, but the semiconductor pattern for a thin film transistor 42 is a little different from the other part of the data wiring and the contact layer pattern.
- the semiconductor pattern for a thin film transistor 42 is connected at the channel part ⁇ circle around (c) ⁇ to form a channel for the thin film transistor.
- a protection film 70 consisting of a silicon nitride film, an a-Si:C:O film or an a-Si:O:F film (low-k CVD film) deposited by the PECVD (plasma enhanced chemical vapor deposition) method or an organic insulation film is formed.
- the protection film 70 has contact openings 76 , 78 , 72 that expose the drain electrode 66 , the end part of the data line 64 and the conductor pattern for maintenance capacitor 68 . It also has a contact opening 74 that exposes the end part of the gate line 24 together with the gate insulation film 30 .
- a pixel electrode 82 is made of transparent conducting material like ITO (indium tin oxide) or IZO (indium zinc oxide), and is connected with the drain electrode 66 physically and electrically to accept picture signals.
- the pixel electrode 82 is overlapped with the gate line 22 and the data line 62 to enhance the opening ratio. However, they may not be overlapped.
- the pixel electrode 82 is also connected with the conductor pattern for maintenance capacitor 64 through the contact opening 72 to transfer picture signals to the conductor pattern 64 .
- an end part of a supporting gate line 86 and an end part of a supporting data line 88 connected through the contact openings 74 , 78 are formed. These support adhesion of the end parts 24 , 68 to external circuits and protect them.
- Use of the end part of a supporting gate line 86 and the end part of a supporting data line 88 is not mandatory but optional.
- FIGS. 11 to 13 and FIGS. 13 a to 20 c a method of preparing a thin film transistor substrate for a liquid crystal display having the structure of FIG. 10 to FIG. 12 with four masks will be explained in detail, referring to FIGS. 11 to 13 and FIGS. 13 a to 20 c.
- a first gate wiring layer 221 , 241 , 261 , 281 and a second gate wiring layer 222 , 242 , 262 , 282 are applied as in the first example, and photo-etched to form a gate wiring comprising a gate line 22 , an end part of the gate line 24 and a gate electrode 26 , and a maintenance electrode line 28 , as in FIGS. 13 a to 13 c.
- a gate insulation film 30 consisting of silicon nitride, a semiconductor layer 40 and an intermediate layer 50 are continuously deposited by the chemical vapor deposition method to the thicknesses ranging from 1,500 ⁇ to 5,000 ⁇ , from 500 ⁇ to 2,000 ⁇ and from 300 ⁇ to 600 ⁇ , respectively, as in FIGS. 14 a and 14 b .
- a first conduction film 601 and a second conduction film 602 for forming a data wiring are deposited by the sputtering method, etc. to form a conductor layer 60 .
- a photosensitive film 110 is applied to 1 ⁇ m to 2 ⁇ m of thickness on it.
- the photosensitive film 110 is exposed to light through a mask and developed to form a photosensitive film pattern 112 , 114 , as in FIGS. 15 b and 15 c .
- the channel part ⁇ circle around (c) ⁇ of the thin film transistor, or the first part 114 between the source electrode 65 and the drain electrode 66 is formed to have smaller thickness than the data wiring part (A), or the second part 112 wherein the data wiring 62 , 64 , 65 , 66 , 68 will be formed.
- the photosensitive film is completely removed.
- the thickness ratio of the photosensitive film 114 remaining in the channel part (C) and the photosensitive film 112 remaining in the data wiring part (A) shall be different according to the etching condition.
- the tackiness of the first part 114 is smaller than 1 ⁇ 2 of the tackiness of the second part 112. For example, it is preferred to be smaller than 4,000 ⁇ .
- the thickness of the photosensitive film can be varied in many ways. Typically, a slit- or lattice-type pattern is formed or a semi-transparent film is used to control light transmission to the (A) part.
- the linewidth or gap of the slit pattern is smaller than the resolution of a light exposing means.
- a semi-transparent film thin films with different transmissivity or thin films with different thickness may be used.
- Such a thin photosensitive film 114 can also be formed by using a photosensitive film made of reflowable material and a usual mask having light-transmitting and non-transmitting parts, and exposing, developing and reflowing the photosensitive film, so that part of the photosensitive film flows to the part where no photosensitive film remains.
- the photosensitive film pattern 114 and the films below it that is the conductor layer 60 , the intermediate layer 50 and the semiconductor layer 40 , are etched.
- the data wiring part (A) the data wiring and the films below it should remain; in the channel part (C), only the semiconductor layer should remain; and in the remaining part (B), all the three layers 60 , 50 , 40 should be removed to expose the gate insulation film 30 .
- the exposed conductor layer 60 of the remaining part B is removed to expose the intermediate layer 50 below it, as in FIGS. 16 a and 16 b .
- either dry etching or wet etching method can be used.
- the etching is performed under a condition where the conductor layer 60 is etched and the photosensitive film pattern 112 , 114 is hardly etched.
- a condition where the photosensitive film pattern 112 , 114 is also etched is allowed.
- the first part 114 should be thicker than for wet etching, lest the first part 114 should be removed to expose the conductor layer 60 below it.
- the conductor layer of the channel part (C) and the and data wiring part (B), that is the conductor pattern for source/drain 67 and the conductor pattern for maintenance capacitor 68 remain and the conductor layer 60 of the remaining part (B) is completely removed to expose the intermediate layer 50 below it, as in FIGS. 16 a and 16 b .
- the remaining conductor pattern 67 , 64 has a structure identical to that of the data wiring 62 , 64 , 65 , 66 , 68 , except that the source electrode 65 and the drain electrode 66 are not separated but connected with each other. In case dry etching is used, the photosensitive film pattern 112 , 114 is also etched to some degree.
- the exposed intermediate layer 50 of the remaining part (B) and the semiconductor layer 40 below it are removed by dry etching along with the first part 114 of the photosensitive film, as in FIGS. 17 a and 17 b .
- the etching is performed under a condition where photosensitive film pattern 112 , 114 , the intermediate layer 50 and the semiconductor layer 40 are etched simultaneously (the semiconductor layer and the intermediate layer have little etching selectivity) but the gate insulation film 30 is not etched.
- the photosensitive film pattern 112 , 114 and the semiconductor layer 40 are etched with almost the same etching ratios.
- a mixture gas of SF 6 and HCl or a mixture gas of SF 6 and O 2 may be used to etch the two films to almost the same thickness.
- thickness of the first part 114 should be equal to or smaller than the sum of thicknesses of the semiconductor layer 40 and the intermediate layer 50 .
- the first part 114 of the channel part (C) is removed to expose the conductor pattern for source/drain 67 and the intermediate layer 50 and the semiconductor layer 40 of the remaining part (B) are removed to expose the gate insulation film 30 below them, as in FIGS. 17 a and 17 b .
- the second part 112 of the data wiring part (A) is etched.
- a semiconductor pattern 42 , 48 is completed.
- the drawing symbol 57 refers to an intermediate layer pattern below the conductor pattern for source/drain 67
- the drawing symbol 58 refers to an intermediate layer pattern below the conductor pattern for maintenance capacitor 64 .
- Photosensitive film remnants remaining on the surface of the conductor pattern for source/drain 67 of the channel part (C) are removed by ashing.
- the conductor pattern for source/drain 67 of the channel part (C) and the intermediate layer pattern for source/drain 57 below it are removed by etching, as in FIGS. 18 a and 18 b .
- Both the conductor pattern for source/drain 67 and the intermediate layer pattern 57 may be dry-etched; or it is possible to wet-etch the conductor pattern for source/drain 67 and dry-etch the intermediate layer pattern 57 . In the former case, a condition where the etching selection ratio of the conductor pattern for source/drain 67 and the intermediate layer pattern 57 is large is preferred.
- etching selection ratio is not large, it is difficult to find the etching terminal point, so that it is difficult to control the thickness of the semiconductor pattern 42 remaining in the channel part (C). In the latter case, a staircase shape is obtained because while the side of the conductor pattern for source/drain 67 is etched, the intermediate layer pattern 57 is hardly etched.
- an etching gas used to etch the intermediate layer pattern 57 and the semiconductor pattern 42 are a mixture gas of CF 4 and HCl and a mixture gas of CF 4 and O 2 . If a mixture gas of CF 4 and O 2 is used, a semiconductor pattern 42 having a uniform thickness can be obtained.
- part of the semiconductor pattern 42 may be removed to reduce the thickness and the second part 112 of the photosensitive film pattern is also etched to some degree, as seen in FIG. 15 b .
- the etching is performed under a condition where the gate insulation film 30 is not etched.
- a thick photosensitive film pattern is preferable lest the second part 112 should be removed to expose the data wiring 62 , 64 , 65 , 66 , 68 below it.
- the source electrode 65 and the drain electrode 66 are separated from each other and a data wiring 62 , 64 , 65 , 66 , 68 and a contact layer pattern 55 , 56 , 58 below it are completed.
- the second part of the photosensitive film 112 remaining in the data wiring part (A) is removed. Removal of the second part 112 may also be performed after removing the conductor pattern for source/drain 67 of the channel part (C) and before removing the intermediate layer pattern 57 below it.
- wet etching and dry etching can be used in turns or only dry etching may be used. While the latter case is convenient in that only one type of etching is used, it is difficult to find a favorable etching condition. On the other hand, while the former case is advantageous in finding a favorable etching condition, the etching process is more complicated than the latter case.
- a protection film 70 is formed by growing a silicon nitride film, an a-Si:C:O film or an a-Si:O:F film by the chemical vapor deposition (CVD) method, or by applying an organic insulation film, as in FIGS. 19 a and 19 b.
- CVD chemical vapor deposition
- the protection film 70 is photo-etched along with the gate insulation film 30 to form contact openings 76 , 74 , 78 , 72 that expose the drain electrode 66 , the end part of the gate line 24 , the end part of the data line 68 and the conductor pattern for maintenance capacitor 64 , respectively, as in FIGS. 20 a to 20 c .
- areas of the contact openings 74 , 78 that expose the end parts 24 , 68 range from 0.5 mm ⁇ 15 ⁇ m to 2 mm ⁇ 6 ⁇ m.
- an ITO film or an IZO film is deposited to 400 ⁇ to 500 ⁇ of thickness and photo-etched to form a pixel electrode 82 connected with the drain electrode 66 and the conductor pattern for maintenance capacitor 64 and a contact supporting member 88 connected with the end part of the gate line 24 , the contact supporting member 86 and the end part of the data line 68 , as in FIGS. 11 to 13 .
- nitrogen gas is in the pre-heating process before depositing ITO or IZO to prevent formation of metal oxidation film on the metal film 24 , 64 , 66 , 68 exposed through the contact openings 72 , 74 , 76 , 78 ).
- the second example of the present invention simplifies manufacture processes by forming the data wiring 62 , 64 , 65 , 66 , 68 ; the contact layer pattern 55 , 56 , 58 below it and the semiconductor pattern 42 , 48 using one mask and separating the source electrode 65 from the drain electrode 66 , while offering the advantage of the first example of the present invention.
- the second example of the present invention also forms both the gate wiring and the data wiring in two layers, only one of the gate wiring or the data wiring may be formed in two layers, if necessary.
- a thin film transistor substrate of the present invention comprises self-assembled monolayers between the substrate and the metal ring, it has a good adhesion ability to the substrate and effectively prevents diffusion of the metal wiring material to the substrate.
Abstract
The present invention relates to a thin film transistor substrate and a metal wiring method thereof, more particularly to a thin film transistor substrate comprising self-assembled monolayers between the substrate and the metal wiring, and a metal wiring thereof. Since a thin film transistor substrate of the present invention comprises three-dimensionally cross-linked self-assembled monolayers between the Si surface and the metal wiring, it has good adhesion ability and anti-diffusion ability.
Description
- (a) Field of the Invention
- The present invention relates to a thin film transistor substrate and a metal wiring method thereof, and more particularly to a thin film transistor substrate having superior adhesion ability and diffusion resistance and a metal wiring method thereof.
- (b) Description of the Related Art
- A thin film transistor (TFT) is one of the devices widely used as switching devices of TFT liquid crystal displays.
- A thin film transistor substrate comprises a scanning signal wiring or gate wiring that transfers scanning signals, a picture signal wiring or data wiring that transfers picture signals, a thin film transistor that connects the gate wiring and the data wiring, a pixel electrode connected to the thin film transistor, a gate insulation film that covers the gate wiring, and a passivation film that protects the thin film transistor and the data wiring. A thin film transistor comprises a semiconductor layer that forms a gate electrode and channels, a source electrode, a drain electrode, a gate insulation film and a passivation layer. A thin film transistor is a switching device that transfers or interrupts picture signals transferred through the data wiring depending on scanning signals transferred by the gate wiring.
- In TFT LCDs using the thin film transistor as a switching device, an electric field is applied to the liquid crystal using optical anisotropy and polarization of the liquid crystal. The electric field controls arrangement orientation of the liquid crystal molecules to offer images.
- In the active matrix liquid crystal display (AMLCD), which is being actively researched and developed, the pixel electrodes connected with the thin film transistor are arranged in matrix form, so that it can offer large screen size and high resolution, such as SXGA or UXGA.
- In order to make such large-area and high-resolution liquid crystal displays as SXGA or UXGA, resistance of gate wiring, data wiring and other wirings should be low. In particular, if the resistance of the gate wiring is high, the image quality worsens because of cross-talks due to signal delay caused by the wiring resistance. Metals that can be used for the wiring and their characteristics are summarized in the following Table 1.
TABLE 1 Specific resistance Adhesion Heat Metal (μΩ · cm) Price ability resistance Cu 2 Low Low High Au 3 High Low High Al 4 Low High Low Mo 20 Moderate High High Cr 50 Moderate High High - As seen in Table 1, aluminum has low heat resistance. While copper is satisfactory in cost and heat resistance, it has poor adhesion ability to the substrate. Therefore, many researches are trying to improve the adhesion ability of copper to the substrate.
- In this regard, wirings of copper alloys, such as Cu/Ti/Si, Cu/TiN/Si, Cu/Ta/Si and Cu/TaN/Si, are widely used. However, these copper alloy wirings are manufactured through complicated processes. Also, they have weak adhesion of Si and Cu, and the anti-diffusion films are thick. Moreover, the anti-diffusion films react with Cu during heat treatment.
- Recently, the copper-silver alloy wirings are widely used. However, silver has weak adhesion ability to the glass substrate or silicon layers. The weak adhesion ability causes problems like the thin film's coming off from the substrate or breaking of the wiring. Also, silver is easily damaged by dry-type etching agents for etching insulation film consisting of silicon nitride, etc.
- The present invention relates to a thin film transistor substrate and a metal wiring method thereof, more particularly to a thin film transistor substrate comprising self-assembled monolayers between the substrate and metal wiring and a metal wiring method thereof.
- The thin film transistor substrate of the present invention has cross-linked self-assembled monolayers between Si surface and metal wiring, thereby offering good adhesion ability and anti-diffusion ability.
-
FIGS. 1 a and 1 b show copper or copper alloy wiring structure, wherein an anti-diffusion film is formed between the Si surface and Cu. -
FIGS. 2 a to 2 d show AES (Auger electron spectrometer) depth profiles of copper (Cu) wiring, wherein self-assembled monolayers are formed between the Si surface and Cu or Cu(Ag), before and after heat treatment at 300° C. -
FIG. 3 is a graph that shows change in specific resistance of copper or copper alloy on top of the self-assembled monolayers according to the temperature. -
FIGS. 4 a and 4 b show a thin film transistor substrate for a liquid crystal display of the present invention. -
FIGS. 5 a and 5 b are cross-sectional views along the line V-V′ ofFIGS. 4 a and 4 b, respectively. -
FIGS. 6 a, 7 a, 8 a and 9 a show a thin film transistor substrate for a liquid crystal display of the present invention, which is being prepared by a sequential process. -
FIG. 6 b is a cross-sectional view along the line VIb-VIb′ ofFIG. 6 a. -
FIG. 7 b is a cross-sectional view along the line VIIb-VIIb′ ofFIG. 7 a and shows the step next to that ofFIG. 6 b. -
FIG. 8 b is a cross-sectional view along the line VIIIb-VIIIb′ ofFIG. 8 a and shows the step next to that of FIG.FIG. 7 b. -
FIG. 9 b is a cross-sectional view along the line IXb-IXb′ ofFIG. 9 a and shows the step next to that ofFIG. 8 b. -
FIG. 10 is a diagrammatic view of a thin film transistor substrate for a liquid crystal display of the present invention. -
FIG. 11 is a cross-sectional view along the line XI-XI′ ofFIG. 10 . -
FIG. 12 is a cross-sectional view along the line XII-XII′ ofFIG. 10 . -
FIG. 13 a is a diagrammatic view of a thin film transistor substrate for a liquid crystal display of the present invention. -
FIGS. 13 b and 13 c are cross-sectional views along the lines XIIIb-XIIIb′ and XIIIc-XIIIc′ ofFIG. 13 a, respectively. -
FIGS. 14 a and 14 b are cross-sectional views along the lines XIIIb-XIIIb′ and XIIIc-XIIIVc′ ofFIG. 13 a, respectively, which show the step next to that ofFIGS. 13 b andFIG. 13 c. -
FIG. 15 a is a diagrammatic view of a thin film transistor substrate at the step next to that ofFIGS. 14 a and 14 b. -
FIGS. 15 b and 15 c are cross-sectional views along the lines XVb-XVb′ and XVc-XVc′ ofFIG. 15 a. -
FIGS. 16 a, 17 a and 18 a andFIGS. 16 b, 17 b and 18 b are cross-sectional views along the lines XVb-XVb′ and XVc-XVc′ ofFIG. 15 a, respectively, and show the steps following that ofFIGS. 15 b and 15 c. -
FIG. 19 a andFIG. 19 b are cross-sectional views of a thin film transistor substrate at the step next to that ofFIGS. 18 a and 18 b. -
FIG. 20 a is a diagrammatic view of a thin film transistor substrate at the step next to that ofFIG. 19 a andFIG. 19 b. -
FIGS. 20 b and 20 c are cross-sectional views along the lines XXb-XXb′ and XXc-XXc′ ofFIG. 20 a, respectively. - An object of the present invention is to provide a thin film transistor substrate having superior adhesion ability to the substrate and superior anti-diffusion ability.
- It is another object of the present invention to provide a liquid crystal display comprising the thin film transistor substrate.
- It is still another object of the present invention to provide a metal wiring method of the thin film transistor substrate.
- In order to achieve these objects, the present invention provides a thin film transistor substrate characterized by comprising self-assembled monolayers between the substrate and metal wiring.
- The present invention also provides a liquid crystal display comprising the thin film transistor substrate.
- The present invention also provides a metal wiring method of a thin film transistor substrate, which comprises: (a) a step of forming self-assembled monolayers by coating self-assembled monolayers (SAMs) forming coating composition on the substrate and heat-treating it; (b) a step of depositing metal wiring material on the substrate; and (c) a step of heat-treating the substrate.
- Hereunder is given a more detailed description of the present invention A thin film transistor substrate of the present invention is characterized by self-assembled monolayers formed between the substrate and metal wiring.
- For self-assembled monolayers forming materials, 3-aminopropyltrimethoxysilane, 3-aminopropyltriethoxysilane, 2-aminoundecyltrimethoxysilane, aminophenyltrimethoxysilane, N-(2-aminoethylaminopropyl)trimethoxysilane, methyltrimethoxysilane, propyltriacetoxysilane and (3-mercaptopropyl)trimethoxysilane are preferable.
- Since self-assembled monolayers formed from these silane compounds have three-dimensional cross-linkages, they offer good adhesion ability to the substrate. Also they prevent diffusion of copper to the substrate surface. Therefore, they are useful in preparing high-quality substrates.
- In order to prepare a thin film transistor substrate, the self-assembled monolayers are preferred to have 2 to 3 nm of thickness.
- A metal wiring is formed on the self-assembled monolayers. For the metal wiring material, copper or copper alloy is preferred. For the metal used in the copper alloy, Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn or any mixture thereof are preferred.
- When a copper alloy is used for the metal wiring material the metal component, i.e., Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn or any mixture thereof, diffused to the substrate or film surface serves as an anti-diffusion film together with the self-assembled monolayers. Since these metals have lower surface energy than copper, they have desirable contact resistance. Particularly, Ag offers superior anti-diffusion ability because it is not fairly soluble to Si.
- In a thin film transistor substrate comprising self-assembled monolayers between the substrate and metal wiring according to the present invention, the substrate is preferably a glass substrate, an n+a-Si/a-Si/SiN three-layer substrate, or an Si, SiO2 or other low-k (k<3.5) substrate.
- When self-assembled monolayers are formed in a glass substrate, an n+a-Si/a-Si/SiN three-layer substrate, or an Si, SiO2 or other low-k (k<3.5) substrate, which is used for a thin film transistor substrate of the present invention, a silicide is formed to offer superior adhesion to the lower substrate and prevents diffusion of copper to the substrate.
- A metal wiring method of a thin film transistor substrate of the present invention is as follows.
- Firstly, self-assembled monolayers (SAMs) forming coating composition is coated on the substrate and heat-treated to form self-assembled monolayers (SAMs) [Step (a)].
- For the self-assembled monolayers forming material, 3-aminopropyltrimethoxysilane, 3-aminopropyltriethoxysilane, 2-aminoundecyltrimethoxysilane, aminophenyltrimethoxysilane, N-(2-aminoethylaminopropyl)trimethoxysilane, methyltrimethoxysilane, propyltriacetoxysilane and (3-mercaptopropyl)trimethoxysilane are preferable.
- To form self-assembled monolayers on the substrate, the self-assembled monolayers forming material should be dissolved in a solvent, coated on the substrate and hardened by heat treatment. For the solvent, alcohols like methanol, ethanol, propanol and butanol, cellusolv solvents like methyl cellusolv, dimethylformamide or water are preferred.
- Mixing ration of the silane compound, a self-assembled monolayers forming material, and the solvent is preferably 1:20 to 1:30 by weight.
- The self-assembled monolayers forming material can be coated on the substrate by dipping, spinning, spraying or printing.
- After the substrate self-assembled monolayers forming material dissolved in the solvent is coated on the substrate, it is heat-treated and hardened to form self-assembled monolayers. The heat treatment temperature is preferably 100 to 300° C., so that the silane compound can be condensed.
- In a thin film transistor substrate having self-assembled monolayers according to the present invention, a glass substrate, an n+a-Si/a-Si/SiN three-layer substrate, or an Si, SiO2 or other low-k (k<3.5) substrate can be preferably used for the substrate.
- After self-assembled monolayers are formed on the substrate, a metal wiring material is deposited on it [Step (b)]. For the metal wiring material, copper or copper alloy is preferable. For the alloy component, a metal having lower surface energy than copper, such as Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn or any mixture thereof, is preferable. In the copper alloy, the alloy component is preferably added in 0.1 to 1 5wt % to copper.
- Then, the substrate with the metal wiring material deposited is heat-treated [Step {circle around (c)}]. The heat treatment is preferably carried out at 100 to 300° C. in vacuum.
- If Ti, TiN, Ta or TaN, which is used as conventional anti-diffusion film, is heat-treated, copper reacts with the anti-diffusion film to increase specific resistance. However, the self-assembled monolayers of the present invention do not react with copper when heat-treated. Therefore, the specific resistance does not increase and a thin anti-diffusion film of nanometer dimension is obtained.
-
FIGS. 1 a and 1 b show a copper or copper alloy wiring structure, wherein self-assembled monolayers are formed between Si surface and Cu. InFIG. 1 a, only copper was used; and inFIG. 1 b, copper-silver alloy was used. As seen inFIG. 1 b, the copper-silver alloy offers an Ag layer on the self-assembled monolayers to form a three-layer structure. Therefore, diffusion of copper to the Si surface can be prevented more effectively. -
FIGS. 2 a and 2 b are AES depth profiles of a copper (Cu) wiring, wherein self-assembled monolayers are formed between the Si surface and Cu, before and after heat treatment at 300° C.FIG. 2 c and 2 d are AES depth profiles of a copper alloy [Cu(Ag)] wiring, wherein self-assembled monolayers are formed between the Si surface and Cu, before and after heat treatment at 300° C. AES (Auger electron spectrometer) analysis is a method of detecting substances in a specimen by sputtering electrons to the specimen. - As seen in
FIGS. 2 a toFIG. 2 d, Cu was hardly detected after 15 seconds of sputtering. It shows that the self-assembled monolayers formed between the Si surface and copper or copper alloy effectively prevents diffusion of Cu to the Si surface. Therefore, they can be utilized to make a thin film transistor substrate having a superior anti-diffusion ability. In particular, a superior anti-diffusion ability can be maintained even at about 400° C. if a copper alloy is used as wiring material. -
FIG. 3 is a graph that shows change in specific resistance of copper or copper alloy on top of the self-assembled monolayers according to the temperature. In a thin film transistor substrate of the present invention, the self-assembled monolayers formed at the bottom of the copper or copper alloy wiring inhibits reaction of copper with the anti-diffusion film during heat treatment. Therefore, the specific resistance does not increase. - Hereunder is given a specific description of a thin film transistor substrate according to the present invention.
- A thin film transistor substrate of the present invention comprises: an insulation substrate; a first signal line formed on the insulation substrate; a first insulation film formed on the first signal line; a second signal line formed on the first insulation film and crossing with the first signal line; a thin film transistor electrically connected with the first signal line and the second signal line; a second insulation film formed on the thin film transistor and having a first contact opening that exposes electrodes of the thin film transistor; and pixel electrodes formed on the second insulation film and connected with electrodes of the thin film transistor through the first contact opening. At least one of the first signal line or the second signal line has a copper or copper alloy wiring comprising a two-layer structure of self-assembled monolayers and a Cu layer.
- Referring to the attached drawings, a wiring method of thin film transistor substrate of the present invention is explained below, taking a thin film transistor liquid crystal display as an example.
-
FIG. 4 a shows a thin film transistor substrate for a liquid crystal display of the present invention, andFIG. 5 a is a cross-sectional view of the thin film transistor substrate along the line V-V′ ofFIG. 4 a. - A
gate wiring gate wiring layer gate wiring layer insulation substrate 10. The firstgate wiring layer 221 241, 261 is made of self-assembled monolayers and the secondgate wiring layer gate wiring layer substrate 10. Preferably, the firstgate wiring layer gate wiring layer - The
gate wiring gate line 22 stretching horizontally and agate electrode 26 connected with thegate line 22. Oneend 24 of thegate line 22 has an extended width for connection with an external circuit. - On the
substrate 10, agate insulation film 30 made of a silicon nitride (SiNx), etc. covers thegate wiring - On top of the
gate insulation film 30 of thegate electrode 24, asemiconductor layer 40 made of semiconductor like amorphous silicon is formed. And, on thesemiconductor layer 40, aohmic contact layer - On the
ohmic contact layer gate insulation film 30, adata wiring data wiring layer data wiring layer data wiring layer data wiring layer data wiring layer ohmic contact layer gate insulation film 30. Preferably, the firstdata wiring layer data wiring layer - The
data wiring data line 62 formed vertically and defines a pixel by crossing with thegate line 22, asource electrode 65 branching from thedata line 62 and extended to the upper part of the ohmic contact layer 54, and adrain electrode 66 separated from thesource electrode 65 and formed on top of theohmic contact layer 56 on the opposite side of thesource electrode 65 with thegate electrode 26 at the center. Oneend 68 of thedata line 62 has a widened width for connection with an external circuit. - On the data wiring 62, 65, 66, 68 and the
semiconductor layer 40 not covered by it, aprotection film 70 consisting of a silicon nitride (SiNx) film, an a-Si:C:O film or an a-Si:O:F film (low-k CVD film) deposited by the PECVD (plasma enhanced chemical vapor deposition) method, and acrylic insulation film, etc., is formed. The a-Si:C:O film and the a-Si:O:F film (low-k CVD film) deposited by the PECVD method have very low dielectric constant (k ranging from 2 to 4). Accordingly, there arises no problem of parasitic capacitance even with a thin thickness. And, adhesion to other films and step coverage are superior. Also, the inorganic CVD film offers superior heat resistance to organic insulation films. Moreover, the A-Si:C:O film and the a-Si:O:F film (low-k CVD film) deposited by the PECVD method offers 4 to 10 times faster deposition and etching rate than a silicon nitride film. - On the
protection film 70, acontact opening 76 exposing thedrain electrode 66, acontact opening 78 exposing the end part of thedata line 68, and acontact opening 74 exposing the end part of thegate line 24 together with thegate insulation film 30 are formed. Thecontact openings gate line contact openings - On the
protection film 70, apixel electrode 82 electrically connected with thedrain electrode 66 through thecontact opening 76 and located at a pixel area is formed. Also,contact supporting members protection film 70 through thecontact openings pixel electrode 82 and thecontact supporting members - The
pixel electrode 82 makes a maintenance capacitor in parallel with thegate line 22, as seen inFIG. 4 andFIG. 5 a. In case maintenance capacitance is insufficient, additional wiring may be added in the layer of thegate wiring - The opening ratio can be maximized by having the
pixel electrode 82 and thedata line 62 overlap. Even if thepixel electrode 82 is overlapped with thedata line 62 to maximize the opening ratio, parasitic capacitance can be minimized if a low-k CVD film, etc. is used. - Now, a preparing method of a thin film transistor substrate of the present invention will be explained in detail, referring to
FIG. 4 ,FIG. 5 a, andFIGS. 6 a to 10 b. - Firstly, a first
gate wiring layer gate wiring layer substrate 10 and photo-etched to form agate line 22, agate electrode 26 and agate wiring gate line 24 and extending horizontally, as inFIGS. 6 a and 6 b. - Next, a
gate insulation film 30 consisting of silicon nitride, asemiconductor layer 40 consisting of amorphous silicon and a dopedamorphous silicon layer 50 are applied, and thesemiconductor layer 40 and the dopedamorphous silicon layer 50 are photo-etched to form asemiconductor layer 40 and aohmic contact layer 50 of an island shape on thegate insulation film 30 on top of thegate electrode 24, as inFIGS. 7 a and 7 b. - Then, a first
data wiring layer data wiring layer data line 62 crossing with thegate line 22, asource electrode 65 connected with thedata line 62 and extended to the upper part of thegate electrode 26, an end part of thedata line 68 connected to thedata line 62, and adrain electrode 66 separated from thesource electrode 64 and opposing thesource electrode 65 with thegate electrode 26 at the center, as inFIGS. 8 a and 8 b. - Subsequently, an amorphous
silicon layer pattern 50 not covered by the data wiring 62, 65, 66, 68 is etched to separate thegate electrode 26 in two parts and to expose asemiconductor layer pattern 40 between the doped amorphous silicon layers 55, 56 on both sides. Preferably, the exposedsemiconductor layer 40 surface is stabilized with an oxygen plasma. - Next, a silicon nitride film, an a-Si:C:O film or an a-Si:O:F film is grown by the chemical vapor deposition (CVD) method or an organic insulation film is coated to form a
protection film 70, as inFIGS. 9 a and 9 b. - Subsequently, the
gate insulation film 30 and theprotection film 70 are patterned by photo-etching to formcontact openings gate line 24, thedrain electrode 66 and the end part of thedata line 68. Thecontact openings contact openings end parts - Lastly, an ITO or IZO film is deposited and photo-etched to form a
pixel electrode 82 connected to thedrain electrode 66 through thefirst contact opening 76, an end part of the supportinggate line 86 connected to the end part of thegate line 24 through the second contact opening 74, and an end part of the supportingdata line 88 connected to the end part of thedata line 68 through thethird contact opening 78, as inFIGS. 4 and 5 . Preferably, nitrogen gas is used in the pre-heating process before depositing ITO or IZO. This is to prevent formation of a metal oxide film onmetal films contact openings - As explained above, the gate wiring and the data wiring are made of silver or silver alloy and a protection layer is formed to protect the silver or silver alloy layer and the adhesion layer, in order to offer a low-resistance wiring and improve wiring reliability.
- In the present invention, both the gate wiring and the data wiring are formed in two layers. However, only one of the two wirings may be formed in tow layers, if necessary.
-
FIG. 5 b is a cross-sectional view along the line V-V′ ofFIG. 4 b. It shows a COA (Color filter On Array) structure of a thin film transistor substrate prepared using five masks according to the present invention. The present invention can be equally applied to a COA structure of a thin film transistor substrate prepared with four masks. - A double-layer gate wiring consisting of self-assembled
monolayers copper layer insulation substrate 10. The gate wiring comprises a scanning signal line or agate line 22 stretching horizontally, and agate electrode 26 connected to the end of thegate line 22 and accepting scanning signals from outside. A protruding part of thegate line 22 is overlapped with a conductor pattern formaintenance capacitor 64 connected with thepixel electrode 82 to make a maintenance capacitor for improving charge retaining ability of the pixel. - On the
gate wiring substrate 10, agate insulation film 30 made of silicon nitride (SiNx), etc. is formed. Thegate electrode 24 is covered with agate insulation film 30. - On the gate
insulation film pattern 30, asemiconductor pattern 40 made of semiconductors like hydrogenated amorphous silicon is formed. On thesemiconductor pattern 40, anohmic contact layer - On the
ohmic contact layer source electrode 65 and adrain electrode 66 made of conductors like Mo or MoW alloy, Cr, Al or Al alloy, Ta, etc. are formed. The data wiring is formed vertically and also comprises adata line 62 formed vertically and connected with thesource electrode 65, adata pad 68 connected to one end of thedata line 62 and accepting picture signals from outside, and a conductor pattern formaintenance capacitor 64 overlapping with the protruding part of thegate line 22. - Preferably, the data wiring 62, 64, 65, 66, 68 also has a two-layer structure of self-assembled
monolayers copper layer gate wiring - The
ohmic contact layer semiconductor pattern 40 and the data wiring 62, 64, 65, 66, 68. - Although not depicted on the figures, an inter-layer insulation film made of insulators like silicon oxide or silicon nitride may be formed on the data wiring 62, 64, 65, 66, 68 and the
semiconductor pattern 40 not covered by the data wiring. - In the pixel area on the
gate insulation film 30, red, green and blue color filters (R, G, B) having openings C1, C2 that expose thedrain electrode 65 and the conductor pattern formaintenance capacitor 64 are formed vertically. Although the boundaries of the red, green and blue color filters (R, G, B) are depicted to fit the upper part of thedata line 62, they may block lights leaked out of the pixel area. - On the red, green and
blue color filters 81, 82, 83, aprotection film 70 made of acrylic organic insulation material or SiOC or SiOF having good flattening property and dielectric constant lower than 4.0 is formed by the chemical vapor deposition. This protection film 90 hascontact openings gate line 24, the end part of the data line, thedrain electrode 66 and the conductor pattern formaintenance capacitor 64, together with thegate insulation film 30. Thecontact openings drain electrode 66 and the conductor pattern formaintenance capacitor 64 are located inside of the openings C1, C2 of the color filters (R, G, B). As explained above, the same pattern as that of the inter-layer insulation film is obtained, if an inter-layer insulation film is added to the lower part of the color filters (R, G, B). - On the
protection film 70, apixel electrode 82 accepting picture signals from the thin film transistor and generating an electric field together with the electrode of the upper layer is formed. Thepixel electrode 82 is made of transparent conducting material like ITO (indium tin oxide) or IZO (indium zinc oxide), and is connected with thedrain electrode 66 physically and electrically to accept picture signals. Thepixel electrode 82 is overlapped with thegate line 22 and thedata line 62 to enhance the opening ratio. However, they may not be overlapped. Thepixel electrode 82 is also connected with the conductor pattern formaintenance capacitor 64 through thecontact opening 72 to transfer picture signals to theconductor pattern 64. On the end part of thegate line 24 and the end part of thedata line 68,contact supporting members end parts contact openings contact supporting members data line 68 and the end part of thegate line 24 to external circuits and protect the pad. Use of thecontact supporting members - The above method can be equally applied to preparation of a thin film transistor substrate for a liquid crystal display using four masks.
- Referring to FIGS. 10 to 12, a unit pixel structure of a thin film transistor substrate for a liquid crystal display according to the present invention prepared with four masks will be explained in detail.
-
FIG. 10 is a diagrammatic view of a thin film transistor substrate for a liquid crystal display according to a second example of the present invention, andFIG. 11 andFIG. 12 are cross-sectional views along the lines XI-XI′ and XII-XII′ ofFIG. 10 , respectively. - Firstly, a
gate wiring gate wiring layer gate wiring layer insulation substrate 10 as in the first example. The firstgate wiring layer gate wiring layer gate wiring layer substrate 10. Preferably, the firstgate wiring layer gate wiring layer gate line 22, and end part of thegate line 24 and agate electrode 26. - On the
substrate 10, amaintenance electrode line 28 is formed parallel to thegate line 22. Themaintenance electrode line 28 also has a two-layer structure of a firstgate wiring layer 281 and a secondgate wiring layer 282. Themaintenance electrode line 28 is overlapped with a conductor pattern formaintenance capacitor 68 connected with apixel electrode 82 to make a maintenance capacitor for improving charge retaining ability of the pixel. If the maintenance capacitance due to the overlap of thepixel electrode 82 and thegate line 22 is insufficient, themaintenance electrode line 28 may not be formed. It is common that a voltage equal to that applied to the common electrode of the upper substrate is applied to themaintenance electrode line 28. - On the
gate wiring maintenance electrode line 28, agate insulation film 30 made of silicon nitride (SiNx), etc. is formed. Thegate insulation film 30 covers thegate wiring maintenance electrode line 28. - On the
gate insulation film 30, asemiconductor pattern semiconductor pattern intermediate layer pattern - On the ohmic
contact layer pattern data wiring data wiring layer data wiring layer data wiring layer data wiring layer data wiring layer ohmic contact layer gate insulation film 30. Preferably, the firstdata wiring layer data wiring layer data line 62 formed vertically, an end part of thedata line 68 connected with one end of thedata line 62 and accepting picture signals from outside, and adata line part source electrode 65 branching from thedata line 62. It also comprises adrain electrode 66 separated from the data linepart source electrode 65 with reference to a channel part {circle around (c)}, and a conductor pattern formaintenance capacitor 64 located on amaintenance electrode line 28. In case themaintenance electrode line 28 is not formed, the conductor pattern formaintenance capacitor 64 is not formed, either. - A
contact layer pattern semiconductor pattern part 55 is identical to the data linepart drain electrode 56 is identical to thedrain electrode 66; and an intermediate layer pattern for amaintenance capacitor 58 is identical to the conductor pattern formaintenance capacitor 64. - The
semiconductor pattern contact layer pattern maintenance capacitor 48, the conductor pattern formaintenance capacitor 64 and the contact layer pattern formaintenance capacitor 58 have the same structure, but the semiconductor pattern for athin film transistor 42 is a little different from the other part of the data wiring and the contact layer pattern. That is, while thedata line part source electrode 65 is separated from thedrain electrode 66 and the intermediate layer of the data linepart 55 and the contact layer pattern for adrain electrode 56 are separated from each other at the channel part {circle around (c)} of the thin film transistor, the semiconductor pattern for athin film transistor 42 is connected at the channel part {circle around (c)} to form a channel for the thin film transistor. - On the data wiring 62, 64, 65, 66, 68, a
protection film 70 consisting of a silicon nitride film, an a-Si:C:O film or an a-Si:O:F film (low-k CVD film) deposited by the PECVD (plasma enhanced chemical vapor deposition) method or an organic insulation film is formed. Theprotection film 70 hascontact openings drain electrode 66, the end part of thedata line 64 and the conductor pattern formaintenance capacitor 68. It also has acontact opening 74 that exposes the end part of thegate line 24 together with thegate insulation film 30. - On the
protection film 70, apixel electrode 82 is made of transparent conducting material like ITO (indium tin oxide) or IZO (indium zinc oxide), and is connected with thedrain electrode 66 physically and electrically to accept picture signals. Thepixel electrode 82 is overlapped with thegate line 22 and thedata line 62 to enhance the opening ratio. However, they may not be overlapped. Thepixel electrode 82 is also connected with the conductor pattern formaintenance capacitor 64 through thecontact opening 72 to transfer picture signals to theconductor pattern 64. On the end part of thegate line 24 and the end part of thedata line 68, an end part of a supportinggate line 86 and an end part of a supportingdata line 88 connected through thecontact openings end parts gate line 86 and the end part of a supportingdata line 88 is not mandatory but optional. - Now, a method of preparing a thin film transistor substrate for a liquid crystal display having the structure of
FIG. 10 toFIG. 12 with four masks will be explained in detail, referring to FIGS. 11 to 13 andFIGS. 13 a to 20 c. - Firstly, a first
gate wiring layer gate wiring layer gate line 22, an end part of thegate line 24 and agate electrode 26, and amaintenance electrode line 28, as inFIGS. 13 a to 13 c. - Next, a
gate insulation film 30 consisting of silicon nitride, asemiconductor layer 40 and anintermediate layer 50 are continuously deposited by the chemical vapor deposition method to the thicknesses ranging from 1,500 Å to 5,000 Å, from 500 Å to 2,000 Å and from 300 Å to 600 Å, respectively, as inFIGS. 14 a and 14 b. Then, afirst conduction film 601 and asecond conduction film 602 for forming a data wiring are deposited by the sputtering method, etc. to form aconductor layer 60. Then, aphotosensitive film 110 is applied to 1 μm to 2 μm of thickness on it. - Then, the
photosensitive film 110 is exposed to light through a mask and developed to form aphotosensitive film pattern FIGS. 15 b and 15 c. In thephotosensitive film pattern first part 114 between thesource electrode 65 and thedrain electrode 66, is formed to have smaller thickness than the data wiring part (A), or thesecond part 112 wherein the data wiring 62, 64, 65, 66, 68 will be formed. In the remaining part (B), the photosensitive film is completely removed. The thickness ratio of thephotosensitive film 114 remaining in the channel part (C) and thephotosensitive film 112 remaining in the data wiring part (A) shall be different according to the etching condition. Preferably, the tackiness of thefirst part 114 is smaller than ½ of the tackiness of thesecond part 112. For example, it is preferred to be smaller than 4,000 Å. - The thickness of the photosensitive film can be varied in many ways. Typically, a slit- or lattice-type pattern is formed or a semi-transparent film is used to control light transmission to the (A) part.
- Preferably, the linewidth or gap of the slit pattern is smaller than the resolution of a light exposing means. In case a semi-transparent film is used, thin films with different transmissivity or thin films with different thickness may be used.
- If light is exposed to the photosensitive film using such a mask, polymers are completely decomposed at the part where the light contacts directly. In the part where a slit pattern or a semi-transparent film is formed, polymers are not completely decomposed. In the part where covered by a shading film, polymers are hardly decomposed. If the photosensitive film is developed, only the part where polymers are not decomposed remain. Therefore, the part exposed to a small amount of light has a smaller thickness than the part not exposed to light. The exposing time should not be too long, lest all polymers should be decomposed.
- Such a thin
photosensitive film 114 can also be formed by using a photosensitive film made of reflowable material and a usual mask having light-transmitting and non-transmitting parts, and exposing, developing and reflowing the photosensitive film, so that part of the photosensitive film flows to the part where no photosensitive film remains. - Then, the
photosensitive film pattern 114 and the films below it, that is theconductor layer 60, theintermediate layer 50 and thesemiconductor layer 40, are etched. In the data wiring part (A), the data wiring and the films below it should remain; in the channel part (C), only the semiconductor layer should remain; and in the remaining part (B), all the threelayers gate insulation film 30. - The exposed
conductor layer 60 of the remaining part B is removed to expose theintermediate layer 50 below it, as inFIGS. 16 a and 16 b. In this process, either dry etching or wet etching method can be used. Preferably, the etching is performed under a condition where theconductor layer 60 is etched and thephotosensitive film pattern photosensitive film pattern first part 114 should be thicker than for wet etching, lest thefirst part 114 should be removed to expose theconductor layer 60 below it. - As a result of this process, only the conductor layer of the channel part (C) and the and data wiring part (B), that is the conductor pattern for source/
drain 67 and the conductor pattern formaintenance capacitor 68, remain and theconductor layer 60 of the remaining part (B) is completely removed to expose theintermediate layer 50 below it, as inFIGS. 16 a and 16 b. The remainingconductor pattern source electrode 65 and thedrain electrode 66 are not separated but connected with each other. In case dry etching is used, thephotosensitive film pattern - Next, the exposed
intermediate layer 50 of the remaining part (B) and thesemiconductor layer 40 below it are removed by dry etching along with thefirst part 114 of the photosensitive film, as inFIGS. 17 a and 17 b. Preferably, the etching is performed under a condition wherephotosensitive film pattern intermediate layer 50 and thesemiconductor layer 40 are etched simultaneously (the semiconductor layer and the intermediate layer have little etching selectivity) but thegate insulation film 30 is not etched. Especially, it is preferred that thephotosensitive film pattern semiconductor layer 40 are etched with almost the same etching ratios. For example, a mixture gas of SF6 and HCl or a mixture gas of SF6 and O2 may be used to etch the two films to almost the same thickness. In case the etching ratios of thephotosensitive film pattern semiconductor layer 40 are identical, thickness of thefirst part 114 should be equal to or smaller than the sum of thicknesses of thesemiconductor layer 40 and theintermediate layer 50. - As a result, the
first part 114 of the channel part (C) is removed to expose the conductor pattern for source/drain 67 and theintermediate layer 50 and thesemiconductor layer 40 of the remaining part (B) are removed to expose thegate insulation film 30 below them, as inFIGS. 17 a and 17 b. Also, thesecond part 112 of the data wiring part (A) is etched. In this process, asemiconductor pattern drawing symbol 57 refers to an intermediate layer pattern below the conductor pattern for source/drain 67, and thedrawing symbol 58 refers to an intermediate layer pattern below the conductor pattern formaintenance capacitor 64. - Photosensitive film remnants remaining on the surface of the conductor pattern for source/
drain 67 of the channel part (C) are removed by ashing. - Next, the conductor pattern for source/
drain 67 of the channel part (C) and the intermediate layer pattern for source/drain 57 below it are removed by etching, as inFIGS. 18 a and 18 b. Both the conductor pattern for source/drain 67 and theintermediate layer pattern 57 may be dry-etched; or it is possible to wet-etch the conductor pattern for source/drain 67 and dry-etch theintermediate layer pattern 57. In the former case, a condition where the etching selection ratio of the conductor pattern for source/drain 67 and theintermediate layer pattern 57 is large is preferred. It is because if the etching selection ratio is not large, it is difficult to find the etching terminal point, so that it is difficult to control the thickness of thesemiconductor pattern 42 remaining in the channel part (C). In the latter case, a staircase shape is obtained because while the side of the conductor pattern for source/drain 67 is etched, theintermediate layer pattern 57 is hardly etched. Examples of an etching gas used to etch theintermediate layer pattern 57 and thesemiconductor pattern 42 are a mixture gas of CF4 and HCl and a mixture gas of CF4 and O2. If a mixture gas of CF4 and O2 is used, asemiconductor pattern 42 having a uniform thickness can be obtained. In this process, part of thesemiconductor pattern 42 may be removed to reduce the thickness and thesecond part 112 of the photosensitive film pattern is also etched to some degree, as seen inFIG. 15 b. The etching is performed under a condition where thegate insulation film 30 is not etched. A thick photosensitive film pattern is preferable lest thesecond part 112 should be removed to expose the data wiring 62, 64, 65, 66, 68 below it. - As a result, the
source electrode 65 and thedrain electrode 66 are separated from each other and adata wiring contact layer pattern - Lastly, the second part of the
photosensitive film 112 remaining in the data wiring part (A) is removed. Removal of thesecond part 112 may also be performed after removing the conductor pattern for source/drain 67 of the channel part (C) and before removing theintermediate layer pattern 57 below it. - As explained above, wet etching and dry etching can be used in turns or only dry etching may be used. While the latter case is convenient in that only one type of etching is used, it is difficult to find a favorable etching condition. On the other hand, while the former case is advantageous in finding a favorable etching condition, the etching process is more complicated than the latter case.
- Next, a
protection film 70 is formed by growing a silicon nitride film, an a-Si:C:O film or an a-Si:O:F film by the chemical vapor deposition (CVD) method, or by applying an organic insulation film, as inFIGS. 19 a and 19 b. - Then, the
protection film 70 is photo-etched along with thegate insulation film 30 to formcontact openings drain electrode 66, the end part of thegate line 24, the end part of thedata line 68 and the conductor pattern formaintenance capacitor 64, respectively, as inFIGS. 20 a to 20 c. Preferably, areas of thecontact openings end parts - Lastly, an ITO film or an IZO film is deposited to 400 Å to 500 Å of thickness and photo-etched to form a
pixel electrode 82 connected with thedrain electrode 66 and the conductor pattern formaintenance capacitor 64 and acontact supporting member 88 connected with the end part of thegate line 24, thecontact supporting member 86 and the end part of thedata line 68, as in FIGS. 11 to 13. - Preferably, nitrogen gas is in the pre-heating process before depositing ITO or IZO to prevent formation of metal oxidation film on the
metal film contact openings - The second example of the present invention simplifies manufacture processes by forming the data wiring 62, 64, 65, 66, 68; the
contact layer pattern semiconductor pattern source electrode 65 from thedrain electrode 66, while offering the advantage of the first example of the present invention. - While the second example of the present invention also forms both the gate wiring and the data wiring in two layers, only one of the gate wiring or the data wiring may be formed in two layers, if necessary.
- Since a thin film transistor substrate of the present invention comprises self-assembled monolayers between the substrate and the metal ring, it has a good adhesion ability to the substrate and effectively prevents diffusion of the metal wiring material to the substrate.
Claims (14)
1-13. (canceled)
14. A method for forming self-assembled monolayers (SAMs) of a thin film transistor substrate, comprising steps of:
coating self-assembled monolayer forming material dissolved in a solvent on a substrate and heat-treating; and
depositing a Cu layer as a metal wiring material on the heat-treated substrate to form self-assembled monolayers having a three-dimensionally cross-linked structure between the substrate and the metal wiring.
15. The method of claim 14 , wherein the self-assembled monolayers are formed by a compound selected from the group consisting of 3-aminopropyltrimethoxysilane, 3-aminopropyltriethoxysilane, 2-aminoundecyltrimethoxysilane, aminophenyltrimethoxysilane, N-(2-aminoethylaminopropyl)trimethoxysilane, methyltrimethoxysilane, propyltriacetoxysilane, (3-mercaptopropyl)trimethoxysilane, and (3-mercaptopropyl)trimethoxysilane.
16. The method of claim 14 , wherein the mixing ratio of the self-assembled monolayer forming material and the solvent is 1:20 to 1:30 by weight.
17. The method of claim 14 , wherein the heat treatment is performed at a temperature of 100 to 300° C.
18. The method of claim 14 , wherein the solvent is selected from the group consisting of methanol, ethanol, propanol, butanol, cellusolv, dimethylformamide, and water.
19. A method for forming self-assembled monolayers (SAMs) of a thin film transistor substrate, comprising steps of:
coating self-assembled monolayer forming material dissolved in a solvent on a substrate and heat-treating; and
depositing a copper alloy layer as a metal wiring material on the heat-treated substrate to form self-assembled monolayers having a three-dimensionally cross-linked structure between the substrate and the metal wiring, wherein the copper alloy comprises copper and a metal that has superior anti-diffusion ability and is not significantly soluble to the substrate, and has a lower surface energy than copper.
20. The method of claim 19 , wherein the metal is Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn, or any mixture thereof.
21. A thin film transistor substrate comprising:
an insulation substrate;
a first signal line formed on the insulation substrate;
a first insulation film formed on the first signal line;
a second signal line formed on the first insulation film and crossing the first signal line;
a thin film transistor electrically connected with the first signal line and the second signal line;
a second insulation film formed on the thin film transistor and having a first contact opening that exposes an electrode of the thin film transistor; and
a pixel electrode formed on the second insulation film and connected to the electrode of the thin film transistor through the first contact opening, wherein at least one of the first signal line and the second signal line has a copper alloy wiring structure consisting of a triple-layer of self-assembled monolayers, a metal layer that has superior anti-diffusion ability, is not significantly soluble to the substrate, and has a lower surface energy than copper, and a Cu layer.
22. The method of claim 21 , wherein the metal layer comprises Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn, or any mixture thereof.
23. A thin film transistor substrate comprising:
a gate wiring formed on an insulation substrate and comprising a gate line and a gate electrode connected to the gate line;
a gate insulation film covering the gate wiring;
a semiconductor pattern formed on the gate insulation film;
a data wiring comprising a source electrode and a drain electrode formed in the same layer on the gate insulation film or on the semiconductor pattern and that are separated from each other, and a data line connected to the source electrode and crossing the gate line to define a pixel area;
a protection film having a first contact opening that exposes the drain electrode; and
a pixel electrode formed on the protection film and connected with the drain electrode through the first contact opening,
wherein at least one of the gate wiring and the data wiring has a copper alloy wiring structure consisting of a triple-layer of self-assembled monolayers, a metal layer that has superior anti-diffusion ability, is not significantly soluble to the substrate, and has a lower surface energy than copper, and a Cu layer.
24. The method of claim 23 , wherein the metal layer comprises Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn, or any mixture thereof.
25. A thin film transistor substrate comprising:
an insulation substrate;
a gate wiring formed on the substrate and comprising a gate line, a gate electrode, and an end part of the gate line;
a gate insulation film formed on the gate wiring and having a contact opening that exposes the end part of the gate line;
a semiconductor pattern formed on the gate insulation film;
a data wiring comprising a source electrode, a drain electrode, a data line, and an end part of the data line that has a contact layer pattern on the gate insulation film or on the semiconductor pattern;
a protection film formed on the data wiring and having contact openings that expose the end part of the gate line, the end part of the data line, and the drain electrode; and
a transparent electrode layer pattern electrically connected with the exposed end part of the gate line, end part of the data line, and drain electrode, wherein at least one of the gate wiring and the data wiring has a copper alloy wiring structure consisting of a triple-layer of self-assembled monolayers, a metal layer that has superior anti-diffusion ability, is not significantly soluble to the substrate, and has a lower surface energy than copper, and a Cu layer.
26. The method of claim 25 , wherein the metal layer comprises Ag, Mg, B, Ca, Al, Li, Np, Pu, Ce, Eu, Pr, La, Nd, Sm, Zn, or any mixture thereof.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/691,455 US20070187690A1 (en) | 2003-01-07 | 2007-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
US12/901,324 US20110024759A1 (en) | 2003-01-07 | 2010-10-08 | Thin film transistor substrate and method for forming metal wire thereof |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030000757A KR100968560B1 (en) | 2003-01-07 | 2003-01-07 | Thin film transistor substrate and metal wiring method thereof |
KR10-2003-0000757 | 2003-01-07 | ||
PCT/KR2003/000599 WO2004061991A1 (en) | 2003-01-07 | 2003-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
US10/539,223 US7211898B2 (en) | 2003-01-07 | 2003-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
US11/691,455 US20070187690A1 (en) | 2003-01-07 | 2007-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2003/000599 Continuation WO2004061991A1 (en) | 2003-01-07 | 2003-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
US11/539,223 Continuation US7297191B1 (en) | 2003-09-12 | 2006-10-06 | Biodegradable corrosion inhibitor composition |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/901,324 Division US20110024759A1 (en) | 2003-01-07 | 2010-10-08 | Thin film transistor substrate and method for forming metal wire thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070187690A1 true US20070187690A1 (en) | 2007-08-16 |
Family
ID=36695832
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/539,223 Expired - Lifetime US7211898B2 (en) | 2003-01-07 | 2003-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
US11/691,455 Abandoned US20070187690A1 (en) | 2003-01-07 | 2007-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
US12/901,324 Abandoned US20110024759A1 (en) | 2003-01-07 | 2010-10-08 | Thin film transistor substrate and method for forming metal wire thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/539,223 Expired - Lifetime US7211898B2 (en) | 2003-01-07 | 2003-03-26 | Thin film transistor substrate and method for forming metal wire thereof |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/901,324 Abandoned US20110024759A1 (en) | 2003-01-07 | 2010-10-08 | Thin film transistor substrate and method for forming metal wire thereof |
Country Status (4)
Country | Link |
---|---|
US (3) | US7211898B2 (en) |
KR (1) | KR100968560B1 (en) |
AU (1) | AU2003215959A1 (en) |
WO (1) | WO2004061991A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI453766B (en) * | 2007-09-05 | 2014-09-21 | Murata Manufacturing Co | Preparation method of transparent conductive film and transparent conductive film |
Families Citing this family (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6913649B2 (en) * | 2003-06-23 | 2005-07-05 | Sharp Laboratories Of America, Inc. | System and method for forming single-crystal domains using crystal seeds |
US7206048B2 (en) * | 2003-08-13 | 2007-04-17 | Samsung Electronics Co., Ltd. | Liquid crystal display and panel therefor |
JP4367161B2 (en) * | 2004-02-10 | 2009-11-18 | 日本電気株式会社 | Active matrix liquid crystal display device and manufacturing method thereof |
US7497133B2 (en) | 2004-05-24 | 2009-03-03 | Drexel University | All electric piezoelectric finger sensor (PEFS) for soft material stiffness measurement |
KR101086477B1 (en) * | 2004-05-27 | 2011-11-25 | 엘지디스플레이 주식회사 | Method For Fabricating Thin Film Transistor Substrate for Display Device |
KR100704258B1 (en) * | 2004-06-02 | 2007-04-06 | 세이코 엡슨 가부시키가이샤 | Organic el device and electronic apparatus |
US7135396B1 (en) * | 2004-09-13 | 2006-11-14 | Spansion Llc | Method of making a semiconductor structure |
KR101090252B1 (en) * | 2004-09-24 | 2011-12-06 | 삼성전자주식회사 | Thin film transistor array panel and method for manufacturing the same |
US20060079036A1 (en) * | 2004-10-08 | 2006-04-13 | Ta-Jung Su | Method of manufacturing gate, thin film transistor and pixel |
KR101054344B1 (en) * | 2004-11-17 | 2011-08-04 | 삼성전자주식회사 | Thin film transistor array panel and manufacturing method thereof |
TWI271865B (en) | 2005-04-06 | 2007-01-21 | Au Optronics Corp | Thin film transistor |
CN100369268C (en) * | 2005-06-03 | 2008-02-13 | 友达光电股份有限公司 | Film transistor element and manufacturing method thereof |
KR101146486B1 (en) * | 2005-06-29 | 2012-05-21 | 엘지디스플레이 주식회사 | metal line fabrication method and the array substrate for LCD by using it |
KR100709255B1 (en) * | 2005-08-11 | 2007-04-19 | 삼성에스디아이 주식회사 | Flat panel display and method of manufacturing the same |
US7898610B2 (en) | 2006-06-30 | 2011-03-01 | Lg. Display Co., Ltd. | Liquid crystal display device and method of fabricating the same |
KR101338986B1 (en) * | 2006-06-30 | 2013-12-10 | 엘지디스플레이 주식회사 | Liquid crystal display and fabrication method the same |
US8197757B2 (en) | 2006-07-07 | 2012-06-12 | Drexel University | Electrical insulation of devices with thin layers |
US8481335B2 (en) | 2006-11-27 | 2013-07-09 | Drexel University | Specificity and sensitivity enhancement in cantilever sensing |
EP2100125A4 (en) | 2006-11-28 | 2012-02-15 | Univ Drexel | Piezoelectric microcantilever sensors for biosensing |
US7992431B2 (en) | 2006-11-28 | 2011-08-09 | Drexel University | Piezoelectric microcantilevers and uses in atomic force microscopy |
KR101325665B1 (en) * | 2006-12-21 | 2013-11-05 | 엘지디스플레이 주식회사 | Array substrate and method for fabricating the same |
EP2115448A4 (en) | 2007-02-01 | 2013-01-30 | Univ Drexel | A hand-held phase-shift detector for sensor applications |
KR100841170B1 (en) * | 2007-04-26 | 2008-06-24 | 삼성전자주식회사 | Method of preparing low resistance metal line, patterned metal line structure, and display devices using the same |
US8241569B2 (en) | 2007-11-23 | 2012-08-14 | Drexel University | Lead-free piezoelectric ceramic films and a method for making thereof |
KR100971553B1 (en) * | 2008-02-27 | 2010-07-21 | 한양대학교 산학협력단 | Organic-inorganic hybrid superlattice film and fabrication method thereof |
WO2009126378A2 (en) | 2008-03-11 | 2009-10-15 | Drexel University | Enhanced detection sensitivity with piezoelectric microcantilever sensors |
AU2009246115A1 (en) | 2008-05-16 | 2009-11-19 | Drexel University | System and method for evaluating tissue |
CN102077323A (en) * | 2008-07-03 | 2011-05-25 | 株式会社神户制钢所 | Wiring structure, thin film transistor substrate, method for manufacturing thin film transistor substrate, and display device |
TWI450399B (en) * | 2008-07-31 | 2014-08-21 | Semiconductor Energy Lab | Semiconductor device and method for manufacturing the same |
KR101540340B1 (en) * | 2008-10-14 | 2015-07-30 | 삼성전자주식회사 | Siloxane layer and Oxide Thin Film Transistor using the Same |
KR101096031B1 (en) | 2009-03-31 | 2011-12-19 | 한양대학교 산학협력단 | Method for forming self assembled monolayer and Cu wiring of semiconductor device using the same and method for forming the same |
WO2010143609A1 (en) * | 2009-06-12 | 2010-12-16 | 株式会社アルバック | Method for producing electronic device, electronic device, semiconductor device, and transistor |
FR2951199B1 (en) | 2009-10-08 | 2011-11-25 | Commissariat Energie Atomique | METALLIZING A POROUS SILICON ZONE BY REDUCTION IN SITU AND APPLICATION TO A FUEL CELL |
US8722427B2 (en) | 2009-10-08 | 2014-05-13 | Drexel University | Determination of dissociation constants using piezoelectric microcantilevers |
KR101884738B1 (en) * | 2011-12-23 | 2018-08-31 | 삼성디스플레이 주식회사 | Organic light emitting display apparatus and method of manufacturing organic light emitting display apparatus |
JP6239813B2 (en) * | 2012-07-18 | 2017-11-29 | 株式会社Screenセミコンダクターソリューションズ | Substrate processing apparatus and substrate processing method |
US9245841B2 (en) | 2012-07-19 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and fabricating process for the same |
US9704888B2 (en) | 2014-01-08 | 2017-07-11 | Apple Inc. | Display circuitry with reduced metal routing resistance |
US9530801B2 (en) | 2014-01-13 | 2016-12-27 | Apple Inc. | Display circuitry with improved transmittance and reduced coupling capacitance |
KR101816028B1 (en) * | 2015-01-23 | 2018-01-08 | 코닝정밀소재 주식회사 | Metal bonded substrate |
US10513432B2 (en) * | 2017-07-31 | 2019-12-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | Anti-stiction process for MEMS device |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5714838A (en) * | 1996-09-20 | 1998-02-03 | International Business Machines Corporation | Optically transparent diffusion barrier and top electrode in organic light emitting diode structures |
US6066196A (en) * | 1998-09-18 | 2000-05-23 | Gelest, Inc. | Method for the chemical vapor deposition of copper-based films and copper source precursors for the same |
US6323131B1 (en) * | 1998-06-13 | 2001-11-27 | Agere Systems Guardian Corp. | Passivated copper surfaces |
US6335539B1 (en) * | 1999-11-05 | 2002-01-01 | International Business Machines Corporation | Method for improving performance of organic semiconductors in bottom electrode structure |
US20020084252A1 (en) * | 2000-12-28 | 2002-07-04 | Buchwalter Stephen L. | Self-assembled monolayer etch barrier for indium-tin-oxide useful in manufacturing thin film transistor-liquid crystal displays |
US6433359B1 (en) * | 2001-09-06 | 2002-08-13 | 3M Innovative Properties Company | Surface modifying layers for organic thin film transistors |
US20020182385A1 (en) * | 2001-05-29 | 2002-12-05 | Rensselaer Polytechnic Institute | Atomic layer passivation |
US20030127649A1 (en) * | 2001-12-27 | 2003-07-10 | Chae Gee Sung | Array substrate for a liquid crystal display device having an improved contact property and fabricating method thereof |
US6776864B2 (en) * | 2001-08-04 | 2004-08-17 | Postech Foundation | Process-for forming metal micro-patterns on plastic substrate |
US6798464B2 (en) * | 2001-05-11 | 2004-09-28 | International Business Machines Corporation | Liquid crystal display |
US6903207B2 (en) * | 1996-07-29 | 2005-06-07 | Nanosphere, Inc. | Nanoparticles having oligonucleotides attached thereto and uses therefor |
US20060286726A1 (en) * | 1999-12-21 | 2006-12-21 | Plastic Logic Limited | Forming interconnects |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR920020622A (en) * | 1991-04-10 | 1992-11-21 | 원본미기재 | High resolution patterning on solid substrate |
US5286422A (en) * | 1991-08-03 | 1994-02-15 | Asahi Kasei Kogyo Kabushiki Kaisha | Process for producing three-dimensional fiber using a halogen group solvent |
JP2980149B2 (en) * | 1993-09-24 | 1999-11-22 | 富士通株式会社 | Resist material and pattern forming method |
JP2000330134A (en) * | 1999-03-16 | 2000-11-30 | Furontekku:Kk | Thin film transistor substrate and liquid crystal display device |
DE10084754B3 (en) | 1999-06-29 | 2014-07-31 | Hoya Corp. | Glass substrate for use in a liquid crystal panel and its use and manufacture |
JP2001168317A (en) * | 1999-12-13 | 2001-06-22 | Nec Corp | Method of forming metal fine particle ordered-structure |
US6607982B1 (en) * | 2001-03-23 | 2003-08-19 | Novellus Systems, Inc. | High magnesium content copper magnesium alloys as diffusion barriers |
US20030148618A1 (en) * | 2002-02-07 | 2003-08-07 | Applied Materials, Inc. | Selective metal passivated copper interconnect with zero etch stops |
-
2003
- 2003-01-07 KR KR1020030000757A patent/KR100968560B1/en active IP Right Grant
- 2003-03-26 US US10/539,223 patent/US7211898B2/en not_active Expired - Lifetime
- 2003-03-26 AU AU2003215959A patent/AU2003215959A1/en not_active Abandoned
- 2003-03-26 WO PCT/KR2003/000599 patent/WO2004061991A1/en not_active Application Discontinuation
-
2007
- 2007-03-26 US US11/691,455 patent/US20070187690A1/en not_active Abandoned
-
2010
- 2010-10-08 US US12/901,324 patent/US20110024759A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6903207B2 (en) * | 1996-07-29 | 2005-06-07 | Nanosphere, Inc. | Nanoparticles having oligonucleotides attached thereto and uses therefor |
US5714838A (en) * | 1996-09-20 | 1998-02-03 | International Business Machines Corporation | Optically transparent diffusion barrier and top electrode in organic light emitting diode structures |
US6323131B1 (en) * | 1998-06-13 | 2001-11-27 | Agere Systems Guardian Corp. | Passivated copper surfaces |
US6066196A (en) * | 1998-09-18 | 2000-05-23 | Gelest, Inc. | Method for the chemical vapor deposition of copper-based films and copper source precursors for the same |
US6335539B1 (en) * | 1999-11-05 | 2002-01-01 | International Business Machines Corporation | Method for improving performance of organic semiconductors in bottom electrode structure |
US20020045289A1 (en) * | 1999-11-05 | 2002-04-18 | International Business Machines Corporation | Method for improving performance of organic semiconductors in bottom electrode structure |
US6569707B2 (en) * | 1999-11-05 | 2003-05-27 | International Business Machines Corporation | Method for improving performance of organic semiconductors in bottom electrode structure |
US20060286726A1 (en) * | 1999-12-21 | 2006-12-21 | Plastic Logic Limited | Forming interconnects |
US20020084252A1 (en) * | 2000-12-28 | 2002-07-04 | Buchwalter Stephen L. | Self-assembled monolayer etch barrier for indium-tin-oxide useful in manufacturing thin film transistor-liquid crystal displays |
US6798464B2 (en) * | 2001-05-11 | 2004-09-28 | International Business Machines Corporation | Liquid crystal display |
US20020182385A1 (en) * | 2001-05-29 | 2002-12-05 | Rensselaer Polytechnic Institute | Atomic layer passivation |
US6776864B2 (en) * | 2001-08-04 | 2004-08-17 | Postech Foundation | Process-for forming metal micro-patterns on plastic substrate |
US6433359B1 (en) * | 2001-09-06 | 2002-08-13 | 3M Innovative Properties Company | Surface modifying layers for organic thin film transistors |
US20030127649A1 (en) * | 2001-12-27 | 2003-07-10 | Chae Gee Sung | Array substrate for a liquid crystal display device having an improved contact property and fabricating method thereof |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI453766B (en) * | 2007-09-05 | 2014-09-21 | Murata Manufacturing Co | Preparation method of transparent conductive film and transparent conductive film |
Also Published As
Publication number | Publication date |
---|---|
AU2003215959A1 (en) | 2004-07-29 |
KR100968560B1 (en) | 2010-07-08 |
US20060163582A1 (en) | 2006-07-27 |
US20110024759A1 (en) | 2011-02-03 |
KR20040063367A (en) | 2004-07-14 |
WO2004061991A1 (en) | 2004-07-22 |
US7211898B2 (en) | 2007-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7211898B2 (en) | Thin film transistor substrate and method for forming metal wire thereof | |
US7608494B2 (en) | Thin film transistor array panel and a method for manufacturing the same | |
KR100980008B1 (en) | A wire structure, a thin film transistor substrate of using the wire structure and a method of manufacturing the same | |
US8158499B2 (en) | Wire structure, method for fabricating wire, thin film transistor substrate, and method for fabricating thin film transistor substrate | |
US6555409B2 (en) | Method for fabricating a thin film transistor array substrate for liquid crystal display | |
US7713798B2 (en) | Thin film transistor substrate having nickel-silicide layer | |
US7276732B2 (en) | Thin film transistor array panel | |
US7888674B2 (en) | Thin-film transistor substrate and method of manufacturing the same | |
KR20020036013A (en) | Thin film transistor array panel, method for manufacturing the same, device testing the same | |
KR20120075048A (en) | Thin film transistor substrate and method for manufacturing thereof | |
KR20050028531A (en) | Thin film transistor substrate and method of manufacturing the same | |
KR100940566B1 (en) | Wiring structure and thin film transistor array panel | |
KR20010057663A (en) | manufacturing method of a thin film transistor array panel for a liquid crystal display | |
KR100767379B1 (en) | A method manufacturing a thin film transistor substrate | |
KR20080045961A (en) | Thin film transistor substrate and metod of fabricating the same | |
KR20030024160A (en) | A wiring and a method for manufacturing the wiring, and a thin film transistor array panel including the wiring and method for manufacturing the same | |
KR20030076004A (en) | Method for manufacturing thin film transistor array panel for display device | |
KR20080109107A (en) | Display substrate and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |